CDB6420 Cirrus Logic Inc, CDB6420 Datasheet - Page 31
![no-image](/images/manufacturer_photos/0/1/141/cirrus_logic_inc_sml.jpg)
CDB6420
Manufacturer Part Number
CDB6420
Description
Development Kit
Manufacturer
Cirrus Logic Inc
Datasheet
1.CDB6420.pdf
(52 pages)
Specifications of CDB6420
Silicon Manufacturer
Cirrus Logic
Application Sub Type
Speakerphone
Kit Application Type
Audio / Video / TV
Silicon Core Number
CS6420
Kit Contents
Board
Kit Features
Analog And Digital Patch Area
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
PIN DESCRIPTIONS
Analog Interface
AO - Acoustic Interface Output, Pin 3
NO - Network Interface Output, Pin 4
API - Acoustic Interface Preamplifier Input, Pin 20
APO - Acoustic Interface Preamplifier Output, Pin 18
MB - Microphone Bias Voltage Output, Pin 19
DS205PP2
Analog voltage output for the acoustic side (near-end output/receive output). Maximum output
signal is 1 V
speaker driver. The output is pre-compensated to expect a single-pole RC low pass filter with a
corner frequency of 4 kHz.
Analog voltage output for the network side (far-end output/transmit output). Maximum output
signal is 1 V
compensated to expect a single-pole RC low pass filter with a corner frequency of 4 kHz.
Input to the acoustic side microphone preamplifier. Signal source resistance at this pin will
reduce the 34 dB gain inherent in the preamplifier. The maximum signal without clipping is
20 mV
Output of the acoustic side microphone preamplifier and input to the acoustic side analog-to-
digital converter (near-end input/transmit input). This input expects a single-pole RC anti-
aliasing filter with a corner frequency of 8 kHz. Maximum signal level before clipping at this
point is 1 V
Output of 3.5 VDC provides the internal voltage reference for the CS6420. MB must be
decoupled with a 10 F and 0.1 F capacitor to prevent noise from affecting the on-chip
voltage reference. MB must not be connected to any load.
rms
(57 mV
rms
rms
rms
(2.8 V
(2.8 V
pp
STROBE
(2.8 V
), assuming default settings.
AGND
pp
AVDD
DRDY
DATA
pp
RST
NC1
NC2
), assuming default settings for the Tx Analog Gain.
AO
NO
). This output can drive down to 10 k
pp
). This output can drive down to 10 k . The output is pre-
1
2
3
4
5
6
7
8
9
10
CS6420
20
19
18
17
16
15
14
13
12
11
API
MB
APO
NI
DVDD
DGND
CLKI
CLKO
NC4
NC3
and is usually followed by a
CS6420
31