IPR-PCIE/8 Altera, IPR-PCIE/8 Datasheet - Page 112
![IP CORE Renewal Of IP-PCIE/8](/photos/24/19/241936/4696145_sml.jpg)
IPR-PCIE/8
Manufacturer Part Number
IPR-PCIE/8
Description
IP CORE Renewal Of IP-PCIE/8
Manufacturer
Altera
Type
MegaCorer
Specifications of IPR-PCIE/8
Software Application
IP CORE, Interface And Protocols, PCI
Supported Families
Arria GX, Cyclone II, HardCopy II, Stratix II
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Function
PCI Express Compiler, x8 Link Width
License
Renewal License
Lead Free Status / RoHS Status
na
Lead Free Status / RoHS Status
na
- Current page: 112 of 362
- Download datasheet (7Mb)
5–28
Figure 5–28. Sequencing of FPGA Configuration and PCIe Link Initialization in Stratix V Devices
Figure 5–29. 100 ms Requirement
Note to
(1) The ability for Gen2-capable designs to begin link initialization and ultimately to reach L0 before the FPGA is configured is pending device
PCI Express Compiler User Guide
PCIe_LinkTraining_Enumeration
PCIe_LinkTraining_Enumeration
characterization.
PLD_Fabric_Programming
Figure
pld_clk_in_use
5–29:
IO_POF_Load
pld_clk_ready
IO_POF_Load
dl_ltssm[4:0]
perst_n
Figure 5–28
bring up the PCI Express link.
As
1. Initialize the I/O ring and PCI Express hard IP core.
2. Initialize the PCI Express link.
3. Configure the FPGA fabric which can be performed using CvPCIe.
4. After the PLD clock is ready, the PCI Express IP core asserts pld_clk_in_use to
Figure 5–29
state.
For additional information about reset in Stratix V devices refer to
Devices” on page
Figure 5–28
indicate that it is operating in user mode.
(Note 1)
illustrates the sequencing for the processes that configure the FPGA and
illustrates the timing relationship between perst_n and the LTSSM L0s
illustrates, configuration includes the following steps:
7–4.
detect detect.active polling.active
100 ms
December 2010 Altera Corporation
Chapter 5: IP Core Interfaces
“Reset in Stratix V
Avalon-ST Interface
L0
Related parts for IPR-PCIE/8
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![IPR-PCI/MT32](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IP-PCI/MT32
Manufacturer:
Altera
Datasheet:
![IPR-PCI/MT64](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IP-PCI/MT64
Manufacturer:
Altera
Datasheet:
![IPR-PCI/T32](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IP-PCI/T32
Manufacturer:
Altera
Datasheet:
![IPR-PCI/T64](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IP-PCI/T64
Manufacturer:
Altera
Datasheet:
![IPR-PCIE/1](/photos/24/19/241936/4696145_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/1
Manufacturer:
Altera
Datasheet:
![IPR-PCIE/4](/photos/24/19/241936/4696145_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/4
Manufacturer:
Altera
Datasheet:
![IPR-NIOS](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
IP NIOS II MEGACORE RENEW
Manufacturer:
Altera
Datasheet:
![IPR-XAUIPCS](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IP-XAUIPCS
Manufacturer:
Altera
Datasheet:
![EP610PC-35](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-15](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610IPC-25](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: