LFE2-50E-VID-EV Lattice, LFE2-50E-VID-EV Datasheet - Page 49
LFE2-50E-VID-EV
Manufacturer Part Number
LFE2-50E-VID-EV
Description
Development Software LatticeECP2 Video Dev Kit
Manufacturer
Lattice
Datasheet
1.LFE2-12SE-6FN256C.pdf
(389 pages)
Specifications of LFE2-50E-VID-EV
Tool Type
Development Software Kit
Core Architecture
CPLD
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
- Current page: 49 of 389
- Download datasheet (5Mb)
Lattice Semiconductor
SERDES and PCS (Physical Coding Sublayer)
LatticeECP2M devices feature up to 16 channels of embedded SERDES arranged in quads at the corners of the
devices. Figure 2-39 shows the position of the quad blocks in relation to the PFU array for LatticeECP2M70 and
LatticeECP2M100 devices. Table 2-15 shows the location of Quads for all the devices.
Each quad contains four dedicated SERDES (Ch0 to Ch3) for high-speed, full-duplex serial data transfer. Each
quad also has a PCS block that interfaces to the SERDES channels and contains digital logic to support an array of
popular data protocols. PCS also contains logic to the interface to FPGA core.
Figure 2-39. SERDES Quads (LatticeECP2M70/LatticeECP2M100)
Table 2-15. Available SERDES Quads per LatticeECP2M Devices
SERDES Block
A differential receiver receives the serial encoded data stream, equalizes the signal, extracts the buried clock and
de-serializes the data-stream before passing the 8- or 10-bit data to the PCS logic. The transmit channel receives
the parallel (8- or 10-bit) encoded data, serializes the data and transmits the serial bit stream through the differen-
tial buffers. There is a single transmit clock per quad. Figure 2-40 shows a single channel SERDES and its inter-
face to the PCS logic. Each SERDES receiver channel provides a recovered clock to the PCS block and to the
FPGA core logic.
ECP2M100
ECP2M20
ECP2M35
ECP2M50
ECP2M70
Device
Ch 3
Ch 3
ULC SERDES Quad
LLC SERDES Quad
PCS Digital Logic
PCS Digital Logic
Ch 2
Ch 2
URC Quad
Available
Available
Available
Available
Available
Ch 1
Ch 1 Ch 0
Ch 0
ULC Quad
Available
Available
2-46
—
—
—
Ch 3
Ch 3
LatticeECP2/M Family Data Sheet
URC SERDES Quad
LRC SERDES Quad
PCS Digital Logic
PCS Digital Logic
Ch 2
Ch 2
LRC Quad
Available
Available
Available
—
—
Ch 1
Ch 1 Ch 0
Ch 0
LLC Quad
Architecture
Available
Available
—
—
—
Related parts for LFE2-50E-VID-EV
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IC, LATTICEECP2 FPGA, 420MHZ, FPBGA-484
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
Part Number:
Description:
Development Software Evaluation Board
Manufacturer:
Lattice
Part Number:
Description:
MCU, MPU & DSP Development Tools LatticeMico32/DSP DEV BD/LatticeECP2
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
MCU, MPU & DSP Development Tools LatticeECP2 Eval Brd - Advanced
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
MCU, MPU & DSP Development Tools ECP-2 Standard Eval Board
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
MCU, MPU & DSP Development Tools LS Mico32/DSP Dev Br Brd for LS ECP2
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
FPGA LatticeECP2 Family 48000 Cells 90nm (CMOS) Technology 1.2V 672-Pin FBGA
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
Part Number:
Description:
FPGA LatticeECP2 Family 48000 Cells 90nm (CMOS) Technology 1.2V 484-Pin FBGA
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
Part Number:
Description:
IC FPGA 50KLUTS 500I/O 672-BGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 50KLUTS 339I/O 484-BGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 50KLUTS 339I/O 484-BGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 50KLUTS 339I/O 484-BGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 50KLUTS 500I/O 672-BGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
FPGA 48000 CELLS 90NM (CMOS) 1.2
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 48KLUTS 672FPBGA
Manufacturer:
Lattice
Datasheet: