5M160ZM100A5N Altera, 5M160ZM100A5N Datasheet - Page 110
5M160ZM100A5N
Manufacturer Part Number
5M160ZM100A5N
Description
ALTERA
Manufacturer
Altera
Series
MAX® Vr
Specifications of 5M160ZM100A5N
Programmable Type
In System Programmable
Delay Time Tpd(1) Max
7.5ns
Voltage Supply - Internal
1.71 V ~ 1.89 V
Number Of Logic Elements/blocks
160
Number Of Macrocells
128
Number Of Gates
-
Number Of I /o
79
Operating Temperature
-40°C ~ 125°C
Mounting Type
Surface Mount
Package / Case
100-TFBGA
Lead Free Status / Rohs Status
Vendor undefined / RoHS Compliant
- Current page: 110 of 164
- Download datasheet (5Mb)
7–8
UFM Operating Modes
MAX V Device Handbook
f
f
1
This megafunction is in the I/O folder on page 2a of the MegaWizard Plug-In
Manager. On page 3 of the MAX II/MAX V Oscillator megafunction, you have an
option to choose to simulate the OSC output port at its maximum or minimum
frequency during the design simulation. The frequency chosen is only used as a
timing parameter simulation and does not affect the real MAX V device OSC output
frequency.
There are three different modes for the UFM block:
■
■
■
During program mode, address and data can be loaded concurrently. You can
manipulate the UFM interface controls as necessary to implement the specific
protocol provided the UFM timing specifications are met.
Figure 7–8
For program mode
signals can be asserted anytime after the address register and data register have been
loaded. Do not assert the READ, PROGRAM, and ERASE signals or shift data and address
into the UFM after entering the real-time ISP mode. You can use the RTP_BUSY signal to
detect the beginning and end of real-time ISP operation and generate control logic to
stop all UFM port operations. This user-generated control logic is only necessary for
the ALTUFM_NONE megafunction, which provides no auto-generated logic. The
other interfaces for the ALTUFM megafunction (ALTUFM_PARALLEL,
ALTUFM_SPI, ALTUFM_I2C) contain control logic to automatically monitor the
RTP_BUSY signal and will cease operations to the UFM when a real-time ISP operation
is in progress.
You can program the UFM or CFM block independently without overwriting the
other block, which is not programmed. The Quartus II programmer provides the
options to program the UFM and CFM blocks individually or together (the entire
MAX V Device).
For guidelines about using ISP and real-time ISP while using the UFM block within
your design, refer to
For a complete description of the device architecture, and for the specific values of the
timing parameters listed in this chapter, refer to the
chapter.
Read/Stream Read
Program (Write)
Erase
show the control waveforms for accessing UFM in three different modes.
(Figure
AN 100: In-System Programmability
7–7) and erase mode
(Figure
Chapter 7: User Flash Memory in MAX V Devices
MAX V Device Architecture
Guidelines.
7–8), the PROGRAM and ERASE
Figure 7–5
January 2011 Altera Corporation
through
UFM Operating Modes
Related parts for 5M160ZM100A5N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: