AD7730LBR Analog Devices Inc, AD7730LBR Datasheet - Page 9
![no-image](/images/manufacturer_photos/0/0/57/analog_devices_inc_sml.jpg)
AD7730LBR
Manufacturer Part Number
AD7730LBR
Description
A/D Converter (A-D) IC
Manufacturer
Analog Devices Inc
Datasheet
1.AD7730LBRUZ.pdf
(52 pages)
Specifications of AD7730LBR
Peak Reflow Compatible (260 C)
No
No. Of Bits
24 Bit
Leaded Process Compatible
No
Features
Bridge Transducer, Compl. Anal. Front-End
Package / Case
24-SOIC
Rohs Status
RoHS non-compliant
Number Of Bits
24
Sampling Rate (per Second)
600
Data Interface
DSP, Serial, SPI™
Number Of Converters
1
Power Dissipation (max)
125mW
Voltage Supply Source
Analog and Digital
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
For Use With
EVAL-AD7730LEBZ - BOARD EVALUATION FOR AD7730EVAL-AD7730EBZ - BOARD EVAL FOR AD7730
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AD7730LBRUZ
Manufacturer:
ADI
Quantity:
1 000
Company:
Part Number:
AD7730LBRUZ-REEL7
Manufacturer:
ADI
Quantity:
1 000
Part Number:
AD7730LBRZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
AD7730LBRZ-REEL
Manufacturer:
AD
Quantity:
1 000
Pin
No.
18
19
20
21
22
23
24
TERMINOLOGY
INTEGRAL NONLINEARITY
This is the maximum deviation of any code from a straight line
passing through the endpoints of the transfer function. The end-
points of the transfer function are zero scale (not to be confused
with bipolar zero), a point 0.5 LSB below the first code transi-
tion (000 . . . 000 to 000 . . . 001) and full scale, a point 0.5 LSB
above the last code transition (111 . . . 110 to 111 . . . 111). The
error is expressed as a percentage of full scale.
POSITIVE FULL-SCALE ERROR
Positive Full-Scale Error is the deviation of the last code transition
(111 . . . 110 to 111 . . . 111) from the ideal AIN(+) voltage
(AIN(–) + V
and bipolar analog input ranges. Positive full-scale error is a
summation of offset error and gain error.
UNIPOLAR OFFSET ERROR
Unipolar Offset Error is the deviation of the first code transition
from the ideal AIN(+) voltage (AIN(–) + 0.5 LSB) when oper-
ating in the unipolar mode.
BIPOLAR ZERO ERROR
This is the deviation of the midscale transition (0111 . . . 111 to
1000 . . . 000) from the ideal AIN(+) voltage (AIN(–) – 0.5 LSB)
when operating in the bipolar mode.
GAIN ERROR
This is a measure of the span error of the ADC. It is a measure
of the difference between the measured and the ideal span be-
tween any two points in the transfer function. The two points
used to calculate the gain error are full scale and zero scale.
REV. A
Mnemonic
STANDBY
CS
RDY
DOUT
DIN
DV
DGND
DD
REF
/GAIN – 3/2 LSBs). It applies to both unipolar
Function
Logic Input. Taking this pin low shuts down the analog and digital circuitry, reducing current consumption to
the 5 A range. The on-chip registers retain all their values when the part is in standby mode.
Chip Select. Active low Logic Input used to select the AD7730. With this input hardwired low, the AD7730
can operate in its three-wire interface mode with SCLK, DIN and DOUT used to interface to the device. CS
can be used to select the device in systems with more than one device on the serial bus or as a frame synchro-
nization signal in communicating with the AD7730.
Logic Output. Used as a status output in both conversion mode and calibration mode. In conversion mode, a
logic low on this output indicates that a new output word is available from the AD7730 data register. The
RDY pin will return high upon completion of a read operation of a full output word. If no data read has taken
place after an output update, the RDY line will return high prior to the next output update, remain high while
the update is taking place and return low again. This gives an indication of when a read operation should not
be initiated to avoid initiating a read from the data register as it is being updated. In calibration mode, RDY
goes high when calibration is initiated and it returns low to indicate that calibration is complete. A number of
different events on the AD7730 set the RDY high and these are outlined in Table XVIII.
Serial Data Output with serial data being read from the output shift register on the part. This output shift
register can contain information from the calibration registers, mode register, status register, filter register,
DAC register or data register, depending on the register selection bits of the Communications Register.
Serial Data Input with serial data being written to the input shift register on the part. Data from this input
shift register is transferred to the calibration registers, mode register, communications register, DAC register
or filter registers depending on the register selection bits of the Communications Register.
Digital Supply Voltage, +3 V or +5 V nominal.
Ground reference point for digital circuitry.
–9–
BIPOLAR NEGATIVE FULL-SCALE ERROR
This is the deviation of the first code transition from the ideal
AIN(+) voltage (AIN(–) – V
ing in the bipolar mode. Negative full-scale error is a summation
of zero error and gain error.
POSITIVE FULL-SCALE OVERRANGE
Positive Full-Scale Overrange is the amount of overhead avail-
able to handle input voltages on AIN(+) input greater than
AIN(–) + V
ages due to system gain errors in system calibration routines) with-
out introducing errors due to overloading the analog modulator
or overflowing the digital filter.
NEGATIVE FULL-SCALE OVERRANGE
This is the amount of overhead available to handle voltages on
AIN(+) below AIN(–) – V
analog modulator or overflowing the digital filter.
OFFSET CALIBRATION RANGE
In the system calibration modes, the AD7730 calibrates its
offset with respect to the analog input. The Offset Calibration
Range specification defines the range of voltages the AD7730
can accept and still accurately calibrate offset.
FULL-SCALE CALIBRATION RANGE
This is the range of voltages that the AD7730 can accept in the
system calibration mode and still calibrate full scale correctly.
INPUT SPAN
In system calibration schemes, two voltages applied in sequence
to the AD7730’s analog input define the analog input range.
The input span specification defines the minimum and maxi-
mum input voltages, from zero to full scale, the AD7730 can
accept and still accurately calibrate gain.
REF
/GAIN (for example, noise peaks or excess volt-
REF
REF
/GAIN without overloading the
/GAIN + 0.5 LSB) when operat-
AD7730/AD7730L