ADCMP605BCPZ-WP Analog Devices Inc, ADCMP605BCPZ-WP Datasheet - Page 12

• Manufacturer Part Number: ADCMP605BCPZ-WP
• Description: IC,VOLT COMPARATOR,SINGLE,LLCC,12PIN,PLASTIC
• Manufacturer: Analog Devices Inc
• Type: with Latchr

Specifications of ADCMP605BCPZ-WP

• Number Of Elements: 1
• Output Type: Complementary, LVDS, Rail-to-Rail
• Voltage - Supply: 2.5 V ~ 5.5 V, ±1.25 V ~ 2.75 V
• Mounting Type: Surface Mount
• Package / Case: 12-VFQFN, CSP Exposed Pad
• No. Of Comparators: 1
• Ic Output Type: LVDS
• Supply Current: 1.6mA
• Supply Voltage Range: 2.5V To 5.5V
• Amplifier Case Style: LFCSP
• No. Of Pins: 12
• Operating Temperature Range: -40°C To +125°C
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

ADCMP604/ADCMP605
The hysteresis control pin appears as a 1.25 V bias voltage
seen through a series resistance of 70 kΩ ± 20% throughout the
hysteresis control range. The advantages of applying hysteresis
in this manner are improved accuracy, improved stability, reduced
component count, and maximum versatility. An external bypass
capacitor is not recommended on the HYS pin because it would
likely degrade the jitter performance of the device and impair the
latch function. As described in the Using/Disabling the Latch
Feature section, hysteresis control need not compromise the
latch function.
250
200
150
100
50
0
50
V
CC
100
Figure 20. Hysteresis vs. R
= 5.5V
150
V
CC
HYSTERESIS RESISTOR (kΩ)
= 2.5V
200
250
300
HYS
Control Resistor
350
400
450
500
Rev. A | Page 12 of 16
CROSSOVER BIAS POINTS
Rail-to-rail inputs of this type, in both op amps and comparators,
have a dual front-end design. Certain devices are active near
the V
determined point in the common-mode range, a crossover
occurs. At this point, normally V
current reverses and there are changes in measured offset
voltages and currents.
MINIMUM INPUT SLEW RATE REQUIREMENT
With the rated load capacitance and normal good PCB design
practice, as discussed in the Optimizing Performance section,
these comparators should be stable at any input slew rate with
no hysteresis. Broadband noise from the input stage is observed
in place of the violent chattering seen with most other high
speed comparators. With additional capacitive loading or poor
bypassing, oscillation is observed. This oscillation is due to the
high gain bandwidth of the comparator in combination with
feedback parasitics in the package and PCB. In many applications,
chattering is not harmful.
CCI
rail and others are active near the V
CCI
/2, the direction of the bias
EE
rail. At some pre-