ADF4117BRUZ-RL Analog Devices Inc, ADF4117BRUZ-RL Datasheet - Page 24
![no-image](/images/manufacturer_photos/0/0/57/analog_devices_inc_sml.jpg)
ADF4117BRUZ-RL
Manufacturer Part Number
ADF4117BRUZ-RL
Description
IC,FREQUENCY SYNTHESIZER,BICMOS,TSSOP,16PIN,PLASTIC
Manufacturer
Analog Devices Inc
Type
Clock/Frequency Synthesizer (RF)r
Datasheet
1.ADF4116BRUZ-REEL.pdf
(28 pages)
Specifications of ADF4117BRUZ-RL
Pll
Yes
Input
CMOS
Output
Clock
Number Of Circuits
1
Ratio - Input:output
2:1
Differential - Input:output
Yes/No
Frequency - Max
1.2GHz
Divider/multiplier
Yes/No
Voltage - Supply
2.7 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
16-TSSOP
Frequency-max
1.2GHz
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADF4117BRUZ-RL
Manufacturer:
ADI/亚德诺
Quantity:
20 000
ADF4116/ADF4117/ADF4118
INTERFACING
The ADF411x family has a simple SPI®-compatible serial inter-
face for writing to the device. CLK, DATA, and LE control the
data transfer. When LE (latch enable) goes high, the 24 bits that
are clocked into the input register on each rising edge of CLK
are transferred to the appropriate latch. See Figure 2 for the
timing diagram and Table 5 for the latch truth table.
The maximum allowable serial clock rate is 20 MHz. This means
that the maximum update rate possible for the device is 833 kHz
or one update every 1.2 μs. This is more than adequate for
systems that have typical lock times in hundreds of microseconds.
ADuC812 Interface
Figure 38 shows the interface between the ADF411x family and
the ADuC812 MicroConverter®. Since the ADuC812 is based
on an 8051 core, this interface can be used with any 8051-based
microcontroller. The MicroConverter is set up for SPI master
mode with CPHA = 0. To initiate the operation, the I/O port
driving LE is brought low. Each latch of the ADF411x family
needs a 24-bit word. This is accomplished by writing three 8-bit
bytes from the MicroConverter to the device. When the third
byte has been written, the LE input should be brought high to
complete the transfer.
ADuC812
Figure 38. ADuC812 to ADF411x family Interface
I/O PORTS
SCLOCK
MOSI
CLK
DATA
LE
CE
MUXOUT
(LOCK DETECT)
ADF4116/
ADF4117/
ADF4118
Rev. D | Page 24 of 28
On first applying power to the ADF411x family, it requires three
writes (one each to the R counter latch, the N counter latch, and
the initialization latch) for the output to become active.
I/O port lines on the ADuC812 are also used to control power-
down (CE input) and to detect lock (MUXOUT configured as
lock detect and polled by the port input).
When operating in the mode described, the maximum SCLOCK
rate of the ADuC812 is 4 MHz. This means that the maximum
rate at which the output frequency can be changed is 166 kHz.
ADSP-21xx Interface
Figure 39 shows the interface between the ADF411x family and
the ADSP-21xx digital signal processor. The ADF411x family
needs a 21-bit serial word for each latch write. The easiest way
to accomplish this using the ADSP-21xx family is to use the
autobuffered transmit mode of operation with alternate framing.
This provides a means for transmitting an entire block of serial
data before an interrupt is generated.
Set up the word length for 8 bits and use three memory
locations for each 24-bit word. To program each 21-bit latch,
store the three 8-bit bytes, enable the autobuffered mode, and
write to the transmit register of the DSP. This last operation
initiates the autobuffer transfer.
ADSP-21xx
Figure 39. ADSP-21xx to ADF411x family Interface
I/O FLAGS
SCLK
TFS
DT
CLK
DATA
LE
CE
MUXOUT
(LOCK DETECT)
ADF4116/
ADF4117/
ADF4118