ADUC7023BCPZ62I-RL Analog Devices Inc, ADUC7023BCPZ62I-RL Datasheet - Page 48
![no-image](/images/manufacturer_photos/0/0/57/analog_devices_inc_sml.jpg)
ADUC7023BCPZ62I-RL
Manufacturer Part Number
ADUC7023BCPZ62I-RL
Description
Flash ARM7+8-ch,12-B ADC & 4x12-B DAC IC
Manufacturer
Analog Devices Inc
Series
MicroConverter® ADuC7xxxr
Datasheet
1.EVAL-ADUC7023QSPZ.pdf
(96 pages)
Specifications of ADUC7023BCPZ62I-RL
Core Processor
ARM7
Core Size
16/32-Bit
Speed
44MHz
Connectivity
I²C, SPI
Peripherals
POR, PWM, WDT
Number Of I /o
12
Program Memory Size
62KB (62K x 8)
Program Memory Type
FLASH
Ram Size
8K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 3.6 V
Data Converters
A/D 8x12b, D/A 4x12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 125°C
Package / Case
32-LFCSP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
ADuC7023
MMRs and Keys
The operating mode, clocking mode, and programmable clock
divider are controlled via three MMRs, PLLCON (see Table 48)
and POWCONx. PLLCON controls the operating mode of the
clock system, POWCON0 controls the core clock frequency and
the power-down mode, POWCON1 controls the clock
frequency to I
To prevent accidental programming, a certain sequence has to
be followed to write to the PLLCON and POWCONx registers.
PLLKEY1 Register
Name:
Address:
Default value:
Access:
PLLKEY2 Register
Name:
Address:
Default value:
Access:
PLLCON Register
Name:
Address:
Default value:
Access:
Table 48. PLLCON MMR Bit Designations
Bit
7 to 6
5
4 to 2
1 to 0
Value
00
01
10
11
2
C and SPI.
PLLKEY1
0xFFFF0410
0xXXXX
Write
PLLKEY2
0xFFFF0418
0xXXXX
Write
PLLCON
0xFFFF0414
0x21
Read/write
Name
OSEL
MDCLK
Description
Reserved.
32 kHz PLL input selection.
This bit is set by the user to select
the internal 32 kHz oscillator. This
bit is set by default.
This bit is cleared by the user to
select the external 32 kHz crystal.
Reserved.
Clocking modes.
Reserved.
PLL default configuration.
Reserved.
External clock on Pin 33 (40-LFCSP
lead)/Pin 25 (32-LFCSP lead).
Rev. B | Page 48 of 96
Table 49. PLLCON Write Sequence
Name
PLLKEY1
PLLCON
PLLKEY2
POWKEY1 Register
Name:
Address:
Default value:
Access:
Function:
POWKEY2 Register
Name
Address
Default value
Access
Function:
POWCON0 Register
Name:
Address:
Default value:
Access:
Table 50. POWCON0 MMR Bit Designations
Bit
7
6 to 4
3
Value
000
001
010
011
100
Others
Name
PC
POWKEY1
0xFFFF0404
0xXXXX
Write
POWKEY1 prevents accidental
programming to POWCON0.
POWKEY2
0xFFFF040C
0xXXXX
Write
POWKEY2 prevents accidental
programming to POWCON0.
POWCON0
0xFFFF0408
0x00
Read/write
Description
Reserved.
Operating modes.
Active mode.
Pause mode.
Nap.
Sleep mode. IRQ0 to IRQ3 can wake
up the part.
Stop mode. IRQ0 to IRQ3 can wake
up the part.
Reserved.
Reserved.
Code
0xAA
User value
0x55