ADUC7039BCP6Z-RL Analog Devices Inc, ADUC7039BCP6Z-RL Datasheet - Page 42
![no-image](/images/manufacturer_photos/0/0/57/analog_devices_inc_sml.jpg)
ADUC7039BCP6Z-RL
Manufacturer Part Number
ADUC7039BCP6Z-RL
Description
Flash 64k ARM7 Dual 16-Bit ADC LIN I.C.
Manufacturer
Analog Devices Inc
Series
MicroConverter® ADuC7xxxr
Datasheet
1.EVAL-ADUC7039QSPZ.pdf
(92 pages)
Specifications of ADUC7039BCP6Z-RL
Core Processor
ARM7
Core Size
16/32-Bit
Speed
20.48MHz
Connectivity
LIN, SPI
Peripherals
POR, Temp Sensor, WDT
Number Of I /o
6
Program Memory Size
64KB (64K x 8)
Program Memory Type
FLASH
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
3.5 V ~ 18 V
Data Converters
A/D 2x16b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 115°C
Package / Case
32-LFCSP
Lead Free Status / RoHS Status
Lead free by exemption / RoHS compliant by exemption
Eeprom Size
-
Lead Free Status / RoHS Status
Lead free by exemption / RoHS compliant by exemption
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADUC7039BCP6Z-RL
Manufacturer:
NS/国半
Quantity:
20 000
ADuC7039
ADC SINC3 DIGITAL FILTER RESPONSE
The overall frequency response on all ADuC7039 ADCs is
dominated by the low-pass filter response of the on-chip sinc3
digital filters. The sinc3 filters are used to decimate the ADC
Σ-Δ modulator output data bit stream to generate a valid 16-bit
data result. The digital filter response is identical for both ADCs
and is configured via the 16-bit ADC filter (ADCFLT) register.
This register determines the overall throughput rate of the
ADCs. The noise resolution of the ADCs is determined by the
programmed ADC throughput rate. In the case of the current
channel ADC, the noise resolution is determined by throughput
rate and selected gain.
The overall frequency response and the ADC throughput is
dominated by the configuration of the sinc3 filter decimation
factor (SF) bits (ADCFLT[6:0]) and the averaging factor (AF)
bits (ADCFLT[13:8]). Due to limitations on the digital filter
internal data path, there are some limitations on the allowable
combinations of SF and AF that can be used to generate a
required ADC output rate. This restriction limits the minimum
ADC update in normal power mode to 10 Hz. The calculation
of the ADC throughput rate is detailed in the ADCFLT bit
designations table and the restrictions on allowable combi-
nations of AF and SF values are outlined in Table 33.
By default, the ADCFLT = 0x0007 configures the ADCs for a
throughput of 1.0 kHz with all other filtering options (chop,
running average, averaging factor, and sinc3 modify) disabled.
A typical filter response based on this default configuration is
shown in Figure 14.
An additional sinc3 modify bit (ADCFLT[7]) is also available in
the ADCFLT register. This bit is set by user code to modify the
standard sinc3 frequency response increasing the filter stop-
band rejection by approximately 5 dB. This is achieved by
inserting a second notch (NOTCH2) at
where f
–100
–10
–20
–30
–40
–50
–60
–70
–80
–90
f
0
NOTCH2
0
NOTCH
Figure 14. Typical Digital Filter Response at f
500
= 1.333 × f
is the location of the first notch in the response.
1000 1500 2000 2500 3000 3500 4000 4500 5000
NOTCH
FREQUENCY (Hz)
(ADCFLT = 0x0007)
ADC
= 1.0 kHz
Rev. B | Page 42 of 92
There is a slight increase in ADC noise if this bit is active.
Figure 15 shows the modified 1 kHz filter response when the
sinc3 modify bit is active. The new notch is clearly visible at
1.33 kHz, as is the improvement in stop-band rejection when
compared to the standard 1 kHz response.
At very low throughput rates, the chop bit in the ADCFLT
register can be enabled to minimize offset errors and, more
importantly, temperature drift in the ADC offset error.
There are two primary variables (sinc3 decimation factor
and averaging factor) available to allow the user to select an
optimum filter response, trading off filter bandwidth against
ADC noise.
For example, with the chop bit (ADCFLT[15]) set to 1,
increasing the SF value (ADCFLT[6:0]) to 0x1F (31
decimal) and selecting an AF value (ADCFLT[13:8]) of
0x16 (22 decimal) results in an ADC throughput of 10 Hz.
The frequency response in this case is shown in Figure 16.
Figure 16. Typical Digital Filter Response at f
–100
Figure 15. Modified Sinc3 Digital Filter Response at f
–100
–10
–20
–30
–40
–50
–60
–70
–80
–90
–10
–20
–30
–40
–50
–60
–70
–80
–90
0
0
0
0
0.5
20
1.0
40
1.5
60
(ADCFLT = 0x0087)
FREQUENCY (kHz)
FREQUENCY (Hz)
2.0
80
2.5
100
3.0
120
ADC
= 10 Hz, (ADCFLT = 0x961F)
3.5
140
4.0
160
ADC
= 1.0 kHz
4.5
180
5.0
2
00