EVAL-AD5392EBZ Analog Devices Inc, EVAL-AD5392EBZ Datasheet - Page 36
![no-image](/images/manufacturer_photos/0/0/57/analog_devices_inc_sml.jpg)
EVAL-AD5392EBZ
Manufacturer Part Number
EVAL-AD5392EBZ
Description
Evaluation Board I.c.
Manufacturer
Analog Devices Inc
Specifications of EVAL-AD5392EBZ
Number Of Dac's
16
Number Of Bits
14
Outputs And Type
16, Single Ended
Sampling Rate (per Second)
125k
Data Interface
Serial
Settling Time
8µs
Dac Type
Voltage
Voltage Supply Source
Single
Operating Temperature
-40°C ~ 85°C
Utilized Ic / Part
AD5392
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
AD5390/AD5391/AD5392
APPLICATION INFORMATION
POWER SUPPLY DECOUPLING
In any circuit where accuracy is important, careful
consideration of the power supply and ground return layout
helps to ensure the rated performance. The printed circuit
board on which the AD539x is mounted should be designed so
that the analog and digital sections are separated and confined
to certain areas of the board. If the AD539x is in a system where
multiple devices require an AGND-to-DGND connection, the
connection should be made at one point only. The star ground
point should be established as close as possible to the device.
For supplies with multiple pins (AV
mended to tie those pins together. The AD539x should have
ample supply bypassing of 10 μF in parallel with 0.1 μF on each
supply located as close to the package as possible—ideally right
up against the device. The 10 μF capacitors are the tantalum
bead type. The 0.1 μF capacitor should have low effective series
resistance (ESR) and effective series inductance (ESI), such as
the common ceramic types that provide a low impedance path
to ground at high frequencies, to handle transient currents due
to internal logic switching.
The power supply lines of the AD539x should use as large a
trace as possible to provide low impedance paths and reduce
the effects of glitches on the power supply line. Fast switching
signals such as clocks should be shielded with digital ground
to avoid radiating noise to other parts of the board, and should
never run near the reference inputs. A ground line routed
between the DIN and SCLK lines helps reduce crosstalk
between them (not required on a multilayer board, because
there is a separate ground plane, but separating the lines helps).
Avoid crossover of digital and analog signals. Traces on
opposite sides of the board should run at right angles to each
other. This reduces the effects of feedthrough through the
board. A micro-strip technique is by far the best, but not always
possible with a double-sided board. In this technique, the
component side of the board is dedicated to ground plane,
while signal traces are placed on the soldered side.
TYPICAL CONFIGURATION CIRCUIT
Figure 41 shows a typical configuration for the AD539x when
configured for use with an external reference. In the circuit
shown, all AGND, SIGNAL_GND, and DAC_GND pins are
tied together to a common AGND. AGND and DGND are
connected together at the AD539x device. On power-up,
the AD539x defaults to external reference operation. All
AV
5 V source. It is recommended to decouple close to the device
with a 0.1 μF ceramic and a 10 μF tantalum capacitor. In this
application, the reference for the AD539x-5 is provided
externally from either an
DD
lines are connected together and driven from the same
ADR421
or
DD
ADR431
, AV
CC
), it is recom-
2.5 V reference.
Rev. C | Page 36 of 40
Suitable external references for the AD539x-3 include the
ADR280
the REFOUT/ REFIN pin of the device with a 0.1 μF capacitor.
Figure 42 shows a typical configuration when using the internal
reference. On power-up, the AD539x defaults to an external
reference; therefore, the internal reference needs to be configured
and turned on via a write to the AD539x control register. On the
AD5390/AD5392, Control Register Bit CR12 lets the user choose
the reference voltage; Bit CR10 is used to select the internal
reference. It is recommended to use the 2.5 V reference when
AV
AD5391, Control Register Bit CR10 lets the user choose the ref-
erence voltage; Bit CR8 is used to select the internal reference.
0.1µF
The AD539x contains an internal power-on reset circuit with a
10 ms brown-out time. If the power supply ramp rate exceeds
10 ms, the user should reset the AD539x as part of the initiali-
zation process to ensure the calibration data is loaded correctly
into the device.
DD
ADR431/
ADR421
= 5 V, and the 1.25 V reference when AV
Figure 41. Typical Configuration with External Reference
Figure 42. Typical Configuration with Internal Reference.
1.2 V reference. The reference should be decoupled at
DAC_GND
REFOUT/REFIN
REF_GND
0.1µF
AV
AV
(Digital Connections Omitted for Clarity)
DD
DD
0.1µF
10µF
SIGNAL_GND
DAC_GND
REFOUT/REFIN
REF_GND
AD539x
AV
AV
DD
DD
0.1µF
10µF
SIGNAL_GND
AGND
AD539x
DV
DV
VOUT 15
DD
DD
DGND
VOUT 0
0.1µF
AGND
DV
DV
VOUT 15
DD
DD
DD
VOUT 0
DGND
0.1µF
= 3 V. On the