EVAL-AD5392EBZ Analog Devices Inc, EVAL-AD5392EBZ Datasheet - Page 37
![no-image](/images/manufacturer_photos/0/0/57/analog_devices_inc_sml.jpg)
EVAL-AD5392EBZ
Manufacturer Part Number
EVAL-AD5392EBZ
Description
Evaluation Board I.c.
Manufacturer
Analog Devices Inc
Specifications of EVAL-AD5392EBZ
Number Of Dac's
16
Number Of Bits
14
Outputs And Type
16, Single Ended
Sampling Rate (per Second)
125k
Data Interface
Serial
Settling Time
8µs
Dac Type
Voltage
Voltage Supply Source
Single
Operating Temperature
-40°C ~ 85°C
Utilized Ic / Part
AD5392
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
AD539x MONITOR FUNCTION
The AD5390 contains a channel monitor function consisting
of a multiplexer addressed via the interface, allowing any
channel output to be routed to this pin for monitoring using
an external ADC. The channel monitor function must be
enabled in the control register before any channels are routed
to the MON_OUT pin.
Table 23 and Table 24 contain the decoding information
required to route any channel on the AD5390, AD5391, and
AD5392 to the MON_OUT pin. Selecting Channel Address 63
three-states the MON_OUT pin. The AD539x family also
contains two monitor input pins called MON_IN 1 and
MON_IN 2. The user can connect external signals to these
pins, which under software control can be multiplexed to
MON_OUT for monitoring purposes. Figure 43 shows a typical
monitoring circuit implemented using a 12-bit SAR ADC in a
6-lead SOT package. The external reference input is connected
to MON_IN 1 to allow it to be easily monitored. The controller
output port selects the channel to be monitored, and the input
port reads the converted data from the ADC.
TOGGLE MODE FUNCTION
The toggle mode function allows an output signal to be
generated using the LDAC control signal that switches between
two DAC data registers. This function is configured using the
SFR control register, as follows: A write with REG1 = REG0 = 0,
A3 to A0 = 1100 specifies a control register write. The toggle
mode function is enabled in groups of eight channels using Bit
CR3 and Bit CR2 in the AD5390/AD5392 control register and
using Bit CR1 and Bit CR0 in the AD5391 control register. (See
the Control Register Write section.) Figure 44 shows a block
diagram of the toggle mode implementation. Each DAC
channel on the AD539x contains an A and a B data register.
Note that the B registers can be loaded only when toggle mode
is enabled.
To configure the AD539x for toggle mode of operation, the
sequence of events is as follows:
1.
2.
ADR431
AD780/
VOUT 15
Enable toggle mode for the required channels via the
control register.
Load data to all A registers.
VOUT 0
Figure 43. Typical Channel Monitoring Circuit
DAC_GND SIGNAL_GND
REFOUT/REFIN
MON_IN1
AD5390
AV
DD
MON_OUT
AGND
SYNC
SCLK
DIN
VIN
AD7476
GND
AV
SDATA
SCLK
DD
CS
OUTPUT PORT
INPUT PORT
CONTROLLER
Rev. C | Page 37 of 40
3.
4.
The LDAC is used to switch between the A and B registers in
determining the analog output. The first LDAC configures the
output to reflect the data in the A registers. This mode offers
significant advantages if the user wants to generate a square
wave at the output on all channels, as could be required to drive
a liquid-crystal-based, variable optical attenuator.
Configuring the AD5390, for example, the user writes to the
control register and sets CR3 = 1 and CR2 = 1, enabling the two
groups of eight for toggle mode operation. The user must then
load data to all 16 A registers and B registers. Toggling the LDAC
sets the output values to reflect the data in the A and B registers,
and the frequency of the LDAC determines the frequency of the
square wave output. The first LDAC loads the contents of the A
registers to the DAC registers. Toggle mode is disabled via the
control register; the first LDAC following the disabling of the
toggle mode updates the outputs with the data contained in the
A registers.
THERMAL MONITOR FUNCTION
The AD539x family has a temperature shutdown function to
protect the chip in case multiple outputs are shorted. The short-
circuit current of each output amplifier is typically 40 mA.
Operating the AD539x at 5 V leads to a power dissipation of
200 mW/shorted amplifier. With five channels shorted, this
leads to an extra watt of power dissipation. For the 52-lead
LQFP, the θ
The thermal monitor is enabled by the user using CR8 in the
AD5390/AD5392 control register and CR6 in the AD5391
control register. The output amplifiers on the AD539x are
automatically powered down if the die temperature exceeds
approximately 130°C. After a thermal shutdown has occurred,
the user can re-enable the part by executing a soft power-up if
the temperature has dropped below 130°C or by turning off the
thermal monitor function via the control register.
Power Amplifier Control
Multistage power amplifier designs require a large number of
setpoints in the operation and control of the output stage. The
AD539x are ideal for these applications because of their small
size (LFCSP) and the integration of 8 and 16 channels, offering
A/B
INPUT
DATA
Load data to all B registers.
Apply LDAC .
REGISTER
INPUT
JA
is typically 44°C/W.
Figure 44. Toggle Mode Function
REGISTER
REGISTER
DATA
DATA
A
B
AD5390/AD5391/AD5392
REGISTER
DAC
14-BIT DAC
LDAC
CONTROL INPUT
VOUT