EVAL-AD7291SDZ Analog Devices Inc, EVAL-AD7291SDZ Datasheet - Page 12

• Manufacturer Part Number: EVAL-AD7291SDZ
• Description: Evaluation Control Board
• Manufacturer: Analog Devices Inc
• Series: -r

Specifications of EVAL-AD7291SDZ

• Rohs Compliant: YES
• Silicon Manufacturer: Analog Devices
• Kit Application Type: Interface
• Application Sub Type: ADC
• Features: Channel Sequencer Operation, Alert Function, Autocycle Mode
• Number Of Adc's: 8
• Number Of Bits: 12
• Sampling Rate (per Second): 22.22k
• Data Interface: I²C
• Input Range: -
• Power (typ) @ Conditions: -
• Operating Temperature: -
• Utilized Ic / Part: AD7291
• Silicon Core Number: AD7291
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

AD7291
CIRCUIT INFORMATION
The AD7291 includes an 8-channel multiplexer, an on-chip
track-and-hold amplifier, an analog-to-digital converter (ADC),
an on-chip oscillator, internal data registers, an internal tempera-
ture sensor, and an I
a 20-lead LFCSP. This package offers considerable space-saving
advantages over alternative solutions. The part can be operated
from a single supply from 2.8 V to 3.6 V and offers 12 bits of
resolution. The AD7291 has eight single-ended input channels
and an on-chip ±12 ppm reference. The analog input range for
the AD7921 is 0 V to V
accuracy band gap temperature sensor, which is monitored and
digitized by the 12-bit ADC to give a resolution of 0.25°C.
The AD7291 typically remains in a partial power-down state
while not converting. When supplies are first applied, the part
powers up in a partial power-down state. Power-up is initiated
prior to a conversion, and the device returns to partial power-
down mode when the conversion is complete. Conversions can
be initiated by using the autocycle mode or command mode
where wake-up and a conversion occur during a write address
function. When the conversion is complete, the AD7291 again
enters partial power-down mode.
In command mode at the beginning of a read, the AD7291
wakes up completely, that is, becomes fully functional and
completes the conversion while the address is being read out. In
autocylce mode, conversions occur at 50 μs intervals; that is, the
AD7291 exits partial power-down mode and powers up fully at
50 μs intervals. This automatic partial power-down feature
allows power saving between conversions. Any read or write
operation across the I
in partial power-down mode.
The AD7291 is a 12-bit successive approximation ADC based
around a capacitive DAC. Figure 18 and Figure 19 show simpli-
fied schematics of the ADC during the acquisition and conversion
phase, respectively. The ADC comprises control logic, SAR,
and a capacitive DAC that are used to add and subtract fixed
amounts of charge from the sampling capacitor to bring the
comparator back into a balanced condition. Figure 18 shows the
acquisition phase. SW2 is closed and SW1 is in Position A, the
comparator is held in a balanced condition, and the sampling
capacitor acquires the signal on the selected V
CONVERTER OPERATION
GND1
V
IN
SW1
A
Figure 18. ADC Acquisition Phase
B
2
C-compatible serial interface, all housed in
2
C interface can occur while the device is
SW2
REF
. The AD7291 includes a high
COMPARATOR
CAPACITIVE
IN
CONTROL
LOGIC
DAC
channel.
Rev. 0 | Page 12 of 28
When the ADC starts a conversion (see Figure 19), SW2
opens and SW1 moves to Position B, causing the comparator
to become unbalanced. The control logic and the capacitive
DAC are used to add and subtract fixed amounts of charge to
bring the comparator back into a balanced condition. When the
comparator is rebalanced, the conversion is complete. The
control logic generates the ADC output code. Figure 21 shows
the transfer functions of the ADC.
ANALOG INPUT
Figure 20 shows an equivalent circuit of the analog input struc-
ture of the AD7291. The two diodes, D1 and D2, provide ESD
protection for the analog inputs. Care must be taken to ensure
that the analog input signal never exceeds the internally generated
LDO voltage of 2.5 V (D
the diodes to become forward biased and start conducting
current into the substrate. The maximum current these diodes
can conduct without causing irreversible damage to the part is
10 mA. Capacitor C1, in Figure 20, is typically about 8 pF and
can primarily be attributed to pin capacitance. Resistor R1 is a
lumped component made up of the on resistance of a switch
(track-and-hold switch) and the on resistance of the input
multiplexer. The total resistance is typically about 155 Ω.
Capacitor C2 is the ADC sampling capacitor and has a
capacitance of 34 pF typically.
For ac applications, removing high frequency components
from the analog input signal is recommended by using an RC
low-pass filter on the relevant analog input pin. In applications
where harmonic distortion and signal-to-noise ratios are
critical, the analog input should be driven from a low imped-
ance source. Large source impedances significantly affect the
ac performance of the ADC. This may necessitate the use of
an input buffer amplifier. The choice of the op amp is a function
of the particular application performance criteria.
GND1
V
V
IN
IN
8pF
C1
SW1
A
Figure 20. Equivalent Analog Input Circuit
D
Figure 19. ADC Conversion Phase
D1
D2
CAP
B
(2.5V)
SW2
CAP
CONVERSION PHASE: SWITCH OPEN
TRACK PHASE: SWITCH CLOSED
) by more than 300 mV. This causes
COMPARATOR
R1
34pF
C2
CAPACITIVE
CONTROL
DACE
LOGIC