AD9866BCPRL Analog Devices Inc, AD9866BCPRL Datasheet - Page 43
![IC FRONT-END MIXED-SGNL 64-LFCSP](/photos/6/50/65021/505-64-lfcsp_sml.jpg)
AD9866BCPRL
Manufacturer Part Number
AD9866BCPRL
Description
IC FRONT-END MIXED-SGNL 64-LFCSP
Manufacturer
Analog Devices Inc
Datasheet
1.AD9866-EB.pdf
(48 pages)
Specifications of AD9866BCPRL
Rohs Status
RoHS non-compliant
Rf Type
HPNA, VDSL
Features
12-bit ADC(s), 12-bit DAC(s)
Package / Case
64-VFQFN, CSP Exposed Pad
Operating Supply Voltage (typ)
3.3V
Operating Supply Voltage (min)
3/3.135V
Operating Supply Voltage (max)
3.6/3.465V
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Package Type
LFCSP
Mounting
Surface Mount
Pin Count
64
Lead Free Status / RoHS Status
Not Compliant
various functional blocks, RESET returning high should occur
no less than 10 ms upon power-up. If a digital reset signal from
a microprocessor reset circuit (such as ADM1818) is not
available, a simple R-C network referenced to DVDD can be
used to hold RESET low for approximately 10 ms upon power-
up.
ANALOG AND DIGITAL LOOPBACK TEST MODES
The AD9866 features analog and digital loopback capabilities
that can assist in system debug and final test. Analog loopback
routes the digital output of the ADC back into the Tx data path
prior to the interpolation filters such that the Rx input signal
can be monitored at the output of the TxDAC or IAMP. As a
result, the analog loopback feature can be used for a half- or
full-duplex interface to allow testing of the functionality of the
entire IC (excluding the digital data interface).
For example, the user can configure the AD9866 with similar
settings as the target system, inject an input signal (sinusoidal
waveform) into the Rx input, and monitor the quality of the
Rev. A | Page 43 of 48
reconstructed output from the TxDAC or IAMP to ensure a
minimum level of performance. In this test, the user can
exercise the RxPGA as well as validate the attenuation char-
acteristics of the RxLPF. Note that the RxPGA gain setting
should be selected such that the input does not result in clipping
of the ADC.
Digital loopback can be used to test the full-duplex digital
interface of the AD9866. In this test, data appearing on the
Tx[5:0] port is routed back to the Rx[5:0] port, thereby
confirming proper bus operation. The Rx port can also be
three-stated for half- and full-duplex interfaces.
Table 26. SPI Registers for Test Modes
Address (Hex)
0x0D
Bit
(7)
(6)
(5)
Description
Analog loopback
Digital loopback
Rx port three-state
AD9866