CY8CKIT-030 Cypress Semiconductor Corp, CY8CKIT-030 Datasheet - Page 26
![no-image](/images/manufacturer_photos/0/1/179/cypress_semiconductor_corp_sml.jpg)
CY8CKIT-030
Manufacturer Part Number
CY8CKIT-030
Description
BOARD EVAL PSOC 3
Manufacturer
Cypress Semiconductor Corp
Series
PSOC™ 3r
Type
MCUr
Specifications of CY8CKIT-030
Contents
Board, Cables, Display, Software
Processor To Be Evaluated
CY8C38 Family
Processor Series
CY8C38
Interface Type
I2C, SPI, UART
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 40 C
Operating Supply Voltage
1.8 V to 5.5 V
Core Architecture
8051
Silicon Core Number
CY8C38xxx
Silicon Family Name
PSoC
Kit Contents
Board, LCD, Cable, CD, Guide
Features
High Precision Analog
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With/related Products
PSoC® 3
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
428-3090
Example Projects
5.1
5.1.1
5.1.2
5.1.3
26
Voltage Display
Project Description
This example code measures a simple analog voltage controlled by the potentiometer. The code
uses the internal Delta-Sigma ADC configured for a 20-bit operation; the ADC range is 0 to Vdda.
The voltage measurement resolution is in microvolts. The results are displayed on the character
LCD module.
Note The PSoC 3 Development Kit is factory-programmed with the Voltage Display example
project.
Hardware Connections
The example requires the character LCD on P8. Because it uses the potentiometer, the jumper
POT_PWR should be in place. This connects the potentiometer to the Vdda.
Del-Sig ADC Configuration
Figure 5-2. Delta-Sigma ADC Configuration
The Del-Sig ADC is configured as follows:
■
■
■
Continuous mode of operation is selected because the ADC scans only one channel.
Conversion rate is set to 187 samples/sec, which is the maximum sample rate possible at 20-bit
resolution.
Range is set to Vssa to Vdda in single ended mode because the potentiometer output is a single
ended signal that can go from 0 to Vdda. Therefore, at 20-bit resolution, the ADC will resolve in
steps of Vdda/2
20
.
CY8CKIT-030 PSoC 3 Development Kit Guide, Doc. # 001-61038 Rev. *A