CS42418-CQZR Cirrus Logic Inc, CS42418-CQZR Datasheet - Page 11
![Audio CODECs IC 192kHz 110dB 6Ch Multi-Ch CODEC](/photos/16/0/160037/qfp64_sml.jpg)
CS42418-CQZR
Manufacturer Part Number
CS42418-CQZR
Description
Audio CODECs IC 192kHz 110dB 6Ch Multi-Ch CODEC
Manufacturer
Cirrus Logic Inc
Datasheet
1.CS42418-CQZ.pdf
(73 pages)
Specifications of CS42418-CQZR
Number Of Adc Inputs
2
Number Of Dac Outputs
8
Conversion Rate
192 KSPs
Interface Type
Serial (I2C, SPI)
Resolution
24 bit
Maximum Operating Temperature
+ 70 C
Mounting Style
SMD/SMT
Package / Case
LQFP-64
Minimum Operating Temperature
- 10 C
Number Of Channels
2 ADC, 8 DAC
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
CS42418-CQZR
Manufacturer:
GENESYS
Quantity:
792
Company:
Part Number:
CS42418-CQZR
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
DS603F1
SWITCHING CHARACTERISTICS
(For CQZ, T
VA = 5 V, VD =VLC= 3.3 V, VLS = 1.8 V to 5.25 V; Inputs: Logic 0 = DGND, Logic 1 = VLS, C
Notes:
RST Pin Low Pulse Width
PLL Clock Recovery Sample Rate Range
RMCK Output Jitter
RMCK Output Duty Cycle
OMCK Frequency
OMCK Duty Cycle
DAC_SCLK, ADC_SCLK Duty Cycle
DAC_LRCK, ADC_LRCK Duty Cycle
Master Mode
RMCK to DAC_SCLK, ADC_SCLK active edge delay
RMCK to DAC_LRCK, ADC_LRCK delay
Slave Mode
DAC_SCLK, ADC_SCLK Falling Edge to ADC_SDOUT,
ADC_SDOUT Output Valid
DAC_LRCK, ADC_LRCK Edge to MSB Valid
DAC_SDIN Setup Time Before DAC_SCLK Rising Edge
DAC_SDIN Hold Time After DAC_SCLK Rising Edge
DAC_SCLK, ADC_SCLK High Time
DAC_SCLK, ADC_SCLK Low Time
DAC_SCLK, ADC_SCLK falling to DAC_LRCK, SAI_LRCK
Edge
DAC_SCLK
ADC_SCLK
DAC_LRCK
ADC_LRCK
Figure 1. Serial Audio Port Master Mode Timing
(output)
(output)
RMCK
12. After powering-up the CS42418, RST should be held low after the power supplies and clocks are set-
13. See
14. Limit the loading on RMCK to 1 CMOS load if operating above 24.576 MHz.
15. Not valid when RMCK_DIV in
16. 76.5 ns for Single-Speed and Double-Speed modes, 23 ns for Quad-Speed Mode.
A
tled.
= -10 to +70° C; For DQZ, T
Table 1 on page 24
Parameters
t
smd
for suggested OMCK frequencies
t
lmd
A
“Clock Control (address 06h)” on page 48
= -40 to +85° C;
(Note 12)
(Note 14)
(Note 15)
(Note 13)
(Note 13)
Symbol
t
t
t
t
t
t
t
sckh
smd
t
lmd
dpd
lrpd
t
sckl
lrck
dh
ds
ADC_SDOUT
DAC_SDINx
DAC_LRCK
ADC_LRCK
DAC_SCLK
ADC_SCLK
Figure 2. Serial Audio Port Slave Mode Timing
(input)
(input)
1.024
Min
-25
30
45
40
45
45
10
30
20
20
1
0
0
-
t
lrckd
t
lrpd
t
lrcks
Typ
200
50
50
50
50
t
-
-
-
-
-
-
-
-
-
-
-
-
is set to Multiply by 2.
ds
M SB
t
sckh
t
dh
L
(Note 16)
25.600
= 30 pF)
Max
26.5
200
+25
55
60
55
55
15
15
-
-
-
-
-
-
t
sckl
t dpd
CS42418
MSB-1
ps RMS
Units
MHz
kHz
ms
ns
ns
ns
ns
ns
ns
ns
ns
ns
%
%
%
%
11