CS42418-CQZR Cirrus Logic Inc, CS42418-CQZR Datasheet - Page 44
![Audio CODECs IC 192kHz 110dB 6Ch Multi-Ch CODEC](/photos/16/0/160037/qfp64_sml.jpg)
CS42418-CQZR
Manufacturer Part Number
CS42418-CQZR
Description
Audio CODECs IC 192kHz 110dB 6Ch Multi-Ch CODEC
Manufacturer
Cirrus Logic Inc
Datasheet
1.CS42418-CQZ.pdf
(73 pages)
Specifications of CS42418-CQZR
Number Of Adc Inputs
2
Number Of Dac Outputs
8
Conversion Rate
192 KSPs
Interface Type
Serial (I2C, SPI)
Resolution
24 bit
Maximum Operating Temperature
+ 70 C
Mounting Style
SMD/SMT
Package / Case
LQFP-64
Minimum Operating Temperature
- 10 C
Number Of Channels
2 ADC, 8 DAC
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
CS42418-CQZR
Manufacturer:
GENESYS
Quantity:
792
Company:
Part Number:
CS42418-CQZR
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
44
6.4.2
6.4.3
6.4.4
ADC FUNCTIONAL MODE (ADC_FMX)
ADC CLOCK SOURCE SELECT (ADC_CLK SEL)
DAC DE-EMPHASIS CONTROL (DAC_DEM)
Default = 00
00 - Single-Speed Mode (4 to 50 kHz sample rates)
01 - Double-Speed Mode (50 to 100 kHz sample rates)
10 - Quad-Speed Mode (100 to 192 kHz sample rates)
11 - Reserved
Function:
Default = 0
0 - ADC_SDOUT clocked from the DAC_SP.
1 - ADC_SDOUT clocked from the ADC_SP.
Function:
Default = 0
Function:
Selects the required range of sample rates for the ADC serial port (ADC_SP). These bits must be set
to the corresponding sample rate range when the ADC_SP is in Master or Slave Mode.
Selects the desired clocks for the ADC serial output.
Enables the digital filter to maintain the standard 15µs/50µs digital de-emphasis filter response at the
auto-detected sample rate of either 32, 44.1, or 48 kHz. De-emphasis will not be enabled, regardless
of this register setting, at any other sample rate. If the FRC_PLL_LK bit is set to a ‘1’b, the auto-detect
sample rate feature is disabled. To apply the correct de-emphasis filter, use the DE-EMPH bits in the
Interrupt Control (address 1Eh) register to set the appropriate sample rate.
DAC_DEM
reg03h[1]
0
1
1
FRC_PLL_LK
reg06h[0]
X
0
1
Table 5. DAC De-Emphasis
DE-EMPH[1:0]
reg1Eh[5:4]
XX
XX
00
01
10
11
No De-Emphasis
De-Emphasis
Auto-Detect Fs
Reserved
44.1 kHz
32 kHz
48 kHz
Mode
CS42418
DS603F1