ZL30310GKG Zarlink, ZL30310GKG Datasheet - Page 3

no-image

ZL30310GKG

Manufacturer Part Number
ZL30310GKG
Description
Combined Synchronous Ethernet 256-Pin TEBGA
Manufacturer
Zarlink
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ZL30310GKG
Manufacturer:
STM
Quantity:
8 000
Part Number:
ZL30310GKG
Manufacturer:
ZARLINK
Quantity:
20 000
Part Number:
ZL30310GKG2
Manufacturer:
TI
Quantity:
13
The Zarlink device offers the following clock routing options:
When operating as a server, the Zarlink device locks onto the incoming clock reference as a conventional PLL,
filtering any jitter that may be present. It also synchronizes to any low-frequency alignment signal, e.g., an 8 kHz
TDM frame pulse, or a 1 Hz alignment input. The device delivers streams of packets, each containing a timestamp
indicating the precise time that the packet was launched into the network, relative to the acquired reference. It also
receives packets from clients, and returns a message indicating the exact time that the client message was
received at the server. Using this information, clients are able to align their own timebase with that of the server.
As a client, the Zarlink device can track two independent servers, and determine which one is providing the best
time reference. If either the primary reference or the network between the server and client fails, the device can
switch to the alternative reference without introducing a phase discontinuity. Alternatively, the client can switch to a
conventional clock reference.
The solution timing recovery algorithm continuously tracks the frequency offset and phase drift between the clocks
located at the server and the client nodes connected via the packet switched network. The algorithm is tolerant of
lost packets, and of packet delay variation caused by packet queuing, route changes and other effects. In the event
of a failure in the packet network, or the advent of severe congestion preventing or seriously delaying the delivery of
timing packets, the device will put the recovered clocks into holdover until the flow of timing packets is restored.
When the device is in holdover mode the drift of the local oscillator directly affects the accuracy of the output clocks.
When using ToP technology, the device is designed to meet ANSI standard T1.101 and ITU-T standards G.823 and
G.824 for synchronization distribution. It maintains a mean frequency accuracy of better than ±10 ppb and time
alignment of better than ±1 μs when operated over a suitable network.
clock reference
clock reference
clock reference
packet reference
clock and/or packet
reference
packet reference
Input
clock
packet stream
clock and/or packet
stream
clock
clock
clock and/or packet
stream
Output
Zarlink Semiconductor Inc.
conventional PLL behaviour,
e.g., Synchronous Ethernet node
server behaviour,
e.g., IEEE1588 server
conventional PLL behaviour coupled with packet time server,
e.g., combined Synchronous Ethernet and IEEE1588 server
client behaviour,
e.g., IEEE1588 client
conventional PLL behaviour, coupled with packet time client,
either as fail-over from one to the other, or in combination
e.g., combined Synchronous Ethernet and IEEE1588 client
combination of client and repeater behaviour,
e.g., IEEE1588 repeater
ZL30310
3
Description
Data Sheet

Related parts for ZL30310GKG