74LVC07APW NXP Semiconductors, 74LVC07APW Datasheet - Page 2

no-image

74LVC07APW

Manufacturer Part Number
74LVC07APW
Description
Buffer/Driver 6-CH Non-Inverting Open Drain CMOS 14-Pin TSSOP Tube
Manufacturer
NXP Semiconductors
Datasheet

Specifications of 74LVC07APW

Package
14TSSOP
Logic Family
LVC
Logic Function
Buffer/Driver
Number Of Outputs Per Chip
6
Output Type
Open Drain
Input Signal Type
Single-Ended
Maximum Propagation Delay Time @ Maximum Cl
2.4(Typ)@2.7V|2.2(Typ)@3.3V|1.6(Typ)@5V ns
Tolerant I/os
5 V
Typical Quiescent Current
0.1 uA
Polarity
Non-Inverting

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
74LVC07APW
Manufacturer:
NXP
Quantity:
6 180
Part Number:
74LVC07APW
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
74LVC07APW118
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
74LVC07APWR
Manufacturer:
TI
Quantity:
576
Philips Semiconductors
FEATURES
QUICK REFERENCE DATA
GND = 0 V; T
Note
1. C
2. The condition is V
FUNCTION TABLE
See note 1.
Note
1. H = HIGH voltage level;
2003 Nov 11
t
C
C
PLZ
5 V tolerant inputs and outputs (open drain) for
interfacing with 5 V logic
Wide supply voltage range from 1.65 to 5.5 V
CMOS low power consumption
Direct interface with TTL levels
Inputs accept voltages up to 5 V
Complies with JEDEC standard no. 8-1A
ESD protection:
HBM EIA/JESD22-A114-A exceeds 2000 V
MM EIA/JESD22-A115-A exceeds 200 V.
I
PD
Hex buffer with open-drain outputs
SYMBOL
P
f
f
C
V
N = total load switching outputs;
L = LOW voltage level;
Z = high-impedance OFF-state.
/t
i
o
(C
D
CC
PD
= input frequency in MHz;
L
PZL
= output frequency in MHz;
= output load capacitance in pF;
= C
L
is used to determine the dynamic power dissipation (P
= supply voltage in Volts;
PD
V
CC
amb
2
V
CC
= 25 C; t
propagation delay nA to nY
input capacitance
power dissipation capacitance per gate
f
o
2
) = sum of the outputs.
I
f
= GND to V
i
INPUT
N + (C
r
= t
nA
H
L
f
PARAMETER
2.5 ns.
L
CC
V
CC
2
f
o
) where:
2
C
V
DESCRIPTION
The 74LVC07A is a high-performance, low-power,
low-voltage, Si-gate CMOS device, superior to most
advanced CMOS compatible TTL families. Inputs can be
driven from either 3.3 or 5 V devices. This feature allows
the use of these devices as translators in a mixed
3.3 to 5 V environment.
The 74LVC07A provides six non-inverting buffers.
The outputs of the 74LVC07A are open drain and can be
connected to other open-drain outputs to implement
active-LOW wired-OR or active-HIGH wired-AND
functions.
CC
L
D
= 50 pF; V
in W).
= 3.3 V; notes 1 and 2
CONDITIONS
CC
= 3.3 V
OUTPUT
nY
L
Z
2.2
5.0
6.0
TYPICAL
Product specification
74LVC07A
ns
pF
pF
UNIT

Related parts for 74LVC07APW