LC4064ZC-75TN48C LATTICE SEMICONDUCTOR, LC4064ZC-75TN48C Datasheet - Page 4

• Manufacturer Part Number: LC4064ZC-75TN48C
• Description: CPLD ispMACH® 4000Z Family 64 Macro Cells 168MHz EECMOS Technology 1.8V 48-Pin TQFP
• Manufacturer: LATTICE SEMICONDUCTOR

Specifications of LC4064ZC-75TN48C

• Package: 48TQFP
• Family Name: ispMACH® 4000Z
• Number Of Macro Cells: 64
• Maximum Propagation Delay Time: 7.5 ns
• Number Of User I/os: 32
• Number Of Logic Blocks/elements: 36
• Typical Operating Supply Voltage: 1.8 V
• Maximum Operating Frequency: 168 MHz
• Number Of Product Terms Per Macro: 80
• Memory Type: EEPROM
• Operating Temperature: 0 to 90 °C

Lattice Semiconductor
Figure 2. Generic Logic Block
AND Array
The programmable AND Array consists of 36 inputs and 83 output product terms. The 36 inputs from the GRP are
used to form 72 lines in the AND Array (true and complement of the inputs). Each line in the array can be con-
nected to any of the 83 output product terms via a wired-AND. Each of the 80 logic product terms feed the logic
allocator with the remaining three control product terms feeding the Shared PT Clock, Shared PT Initialization and
Shared PT OE. The Shared PT Clock and Shared PT Initialization signals can optionally be inverted before being
fed to the macrocells.
Every set of five product terms from the 80 logic product terms forms a product term cluster starting with PT0.
There is one product term cluster for every macrocell in the GLB. Figure 3 is a graphical representation of the AND
Array.
from GRP
36 Inputs
4
Generator
Clock
ispMACH 4000V/B/C/Z Family Data Sheet
To GRP
1+OE
1+OE
1+OE
1+OE
1+OE
1+OE
1+OE
1+OE
Output Enable
Product Term
Sharing
To