XC5VSX50T-1FFG665I Xilinx Inc, XC5VSX50T-1FFG665I Datasheet - Page 64

FPGA Virtex®-5 Family 52224 Cells 65nm (CMOS) Technology 1V 665-Pin FCBGA

XC5VSX50T-1FFG665I

Manufacturer Part Number
XC5VSX50T-1FFG665I
Description
FPGA Virtex®-5 Family 52224 Cells 65nm (CMOS) Technology 1V 665-Pin FCBGA
Manufacturer
Xilinx Inc
Series
Virtex™-5 SXTr

Specifications of XC5VSX50T-1FFG665I

Package
665FCBGA
Family Name
Virtex®-5
Device Logic Units
52224
Typical Operating Supply Voltage
1 V
Maximum Number Of User I/os
360
Ram Bits
4866048
Number Of Logic Elements/cells
52224
Number Of Labs/clbs
4080
Total Ram Bits
4866048
Number Of I /o
360
Voltage - Supply
0.95 V ~ 1.05 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
665-BBGA, FCBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
HW-V5-ML506-UNI-G - EVALUATION PLATFORM VIRTEX-5
Number Of Gates
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC5VSX50T-1FFG665I
Manufacturer:
XILINX
Quantity:
1 831
Part Number:
XC5VSX50T-1FFG665I
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC5VSX50T-1FFG665I
Manufacturer:
XILINX
Quantity:
8 000
Part Number:
XC5VSX50T-1FFG665I
Manufacturer:
XILINX
0
Part Number:
XC5VSX50T-1FFG665I
Manufacturer:
XILINX
Quantity:
60
Part Number:
XC5VSX50T-1FFG665I
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Part Number:
XC5VSX50T-1FFG665I
Manufacturer:
XILINX
Quantity:
3 181
Part Number:
XC5VSX50T-1FFG665I
Manufacturer:
XILINX
Quantity:
3 610
Part Number:
XC5VSX50T-1FFG665I
Quantity:
1 920
Part Number:
XC5VSX50T-1FFG665I
0
Table 86: Global Clock Input to Output Delay With DCM in Source-Synchronous Mode
DS202 (v5.3) May 5, 2010
Product Specification
Notes:
1.
2.
LVCMOS25 Global Clock Input to Output Delay using Output Flip-Flop, 12mA, Fast Slew Rate, with DCM
in Source-Synchronous Mode
T
ICKOFDCM_0
Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all
accessible IOB and CLB flip-flops are clocked by the global clock net.
DCM output jitter is already included in the timing calculation.
Symbol
Global Clock and OUTFF with DCM
Description
www.xilinx.com
Virtex-5 FPGA Data Sheet: DC and Switching Characteristics
XC5VLX20T
XC5VLX30
XC5VLX30T
XC5VLX50
XC5VLX50T
XC5VLX85
XC5VLX85T
XC5VLX110
XC5VLX110T
XC5VLX155
XC5VLX155T
XC5VLX220
XC5VLX220T
XC5VLX330
XC5VLX330T
XC5VSX35T
XC5VSX50T
XC5VSX95T
XC5VSX240T
XC5VTX150T
XC5VTX240T
XC5VFX30T
XC5VFX70T
XC5VFX100T
XC5VFX130T
XC5VFX200T
Device
3.65
3.91
3.74
3.67
3.45
3.45
3.47
3.47
3.60
3.60
3.65
3.91
3.63
3.65
3.82
3.99
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
-3
Speed Grade
3.74
3.71
3.71
3.73
3.73
3.86
3.86
3.92
3.92
4.18
4.18
4.41
4.41
4.58
4.58
3.89
3.91
4.16
4.65
4.07
4.30
4.05
3.96
4.10
4.29
4.60
-2
4.20
4.15
4.15
4.17
4.17
4.29
4.29
4.36
4.36
4.62
4.62
4.85
4.85
5.04
5.04
4.33
4.35
4.59
5.11
4.51
4.74
4.50
4.41
4.53
4.74
5.03
-1
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
64

Related parts for XC5VSX50T-1FFG665I