XCV100E-6FG256I Xilinx Inc, XCV100E-6FG256I Datasheet - Page 31
![no-image](/images/no-image-200.jpg)
XCV100E-6FG256I
Manufacturer Part Number
XCV100E-6FG256I
Description
FPGA Virtex™-E Family 32.4K Gates 2700 Cells 357MHz 0.18um (CMOS) Technology 1.8V 256-Pin FBGA
Manufacturer
Xilinx Inc
Series
Virtex™-Er
Specifications of XCV100E-6FG256I
Package
256FBGA
Family Name
VirtexÂ-E
Device Logic Gates
32400
Device Logic Units
2700
Device System Gates
128236
Maximum Internal Frequency
357 MHz
Typical Operating Supply Voltage
1.8 V
Maximum Number Of User I/os
176
Ram Bits
81920
Number Of Logic Elements/cells
2700
Number Of Labs/clbs
600
Total Ram Bits
81920
Number Of I /o
176
Number Of Gates
128236
Voltage - Supply
1.71 V ~ 1.89 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
256-BGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- Current page: 31 of 233
- Download datasheet (2Mb)
Table 14: Available Library Primitives
DS022-2 (v2.8) January 16, 2006
Production Product Specification
RAMB4_S1
RAMB4_S1_S1
RAMB4_S1_S2
RAMB4_S1_S4
RAMB4_S1_S8
RAMB4_S1_S16
RAMB4_S2
RAMB4_S2_S2
RAMB4_S2_S4
RAMB4_S2_S8
RAMB4_S2_S16
RAMB4_S4
RAMB4_S4_S4
RAMB4_S4_S8
RAMB4_S4_S16
RAMB4_S8
RAMB4_S8_S8
RAMB4_S8_S16
RAMB4_S16
RAMB4_S16_S16
Figure 32: Single-Port Block SelectRAM+ Memory
Figure 31: Dual-Port Block SelectRAM+ Memory
Primitive
R
WEA
ENA
RSTA
ADDRA[#:0]
DIA[#:0]
WEB
ENB
RSTB
ADDRB[#:0]
DIB[#:0]
CLKA
CLKB
WE
EN
RST
ADDR[#:0]
DI[#:0]
CLK
RAMB4_S#_S#
RAMB4_S#
Port A Width
16
1
2
4
8
ds022_033_121399
DO[#:0]
DOA[#:0]
DOB[#:0]
ds022_032_121399
Port B Width
N/A
N/A
N/A
N/A
N/A
16
16
16
16
16
1
2
4
8
2
4
8
4
8
8
www.xilinx.com
Port Signals
Each block SelectRAM+ port operates independently of the
others while accessing the same set of 4096 memory cells.
Table 15
block SelectRAM+ memory.
Table 15: Block SelectRAM+ Port Aspect Ratios
Clock—CLK[A|B]
Each port is fully synchronous with independent clock pins.
All port input pins have setup time referenced to the port
CLK pin. The data output bus has a clock-to-out time refer-
enced to the CLK pin.
Enable—EN[A|B]
The enable pin affects the read, write and reset functionality
of the port. Ports with an inactive enable pin keep the output
pins in the previous state and do not write data to the mem-
ory cells.
Write Enable—WE[A|B]
Activating the write enable pin allows the port to write to the
memory cells. When active, the contents of the data input
bus are written to the RAM at the address pointed to by the
address bus, and the new data also reflects on the data out
bus. When inactive, a read operation occurs and the con-
tents of the memory cells referenced by the address bus
reflect on the data out bus.
Reset—RST[A|B]
The reset pin forces the data output bus latches to zero syn-
chronously. This does not affect the memory cells of the
RAM and does not disturb a write operation on the other
port.
Address Bus—ADDR[A|B]<#:0>
The address bus selects the memory cells for read or write.
The width of the port determines the required width of this
bus as shown in
Data In Bus—DI[A|B]<#:0>
The data in bus provides the new data value to be written
into the RAM. This bus and the port have the same width, as
shown in
Width
16
1
2
4
8
Virtex™-E 1.8 V Field Programmable Gate Arrays
describes the depth and width aspect ratios for the
Table
15.
Depth
4096
2048
1024
Table
512
256
15.
ADDR<11:0>
ADDR<10:0>
ADDR<9:0>
ADDR<8:0>
ADDR<7:0>
ADDR Bus
DATA<15:0>
DATA<1:0>
DATA<3:0>
DATA<7:0>
Data Bus
DATA<0>
Module 2 of 4
25
Related parts for XCV100E-6FG256I
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![XCV100E-6PQ240C](/images/no-image3.png)
Part Number:
Description:
IC FPGA 1.8V 128K GATES 240-PQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XCV100E-6BG352C](/images/no-image3.png)
Part Number:
Description:
IC FPGA 1.8V 128K GATES 352-MBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XCV100E-6CS144C](/images/no-image3.png)
Part Number:
Description:
IC FPGA 1.8V C-TEMP 144-CSA
Manufacturer:
Xilinx Inc
Datasheet:
![XCV100E-6FG256C](/images/no-image3.png)
Part Number:
Description:
IC FPGA 1.8V C-TEMP 256-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XCV100E-6CS144I](/images/no-image3.png)
Part Number:
Description:
IC FPGA 1.8V I-TEMP 144-CSA
Manufacturer:
Xilinx Inc
Datasheet:
![XCV100E-7CS144C](/images/no-image3.png)
Part Number:
Description:
IC FPGA 1.8V C-TEMP 144-CSA
Manufacturer:
Xilinx Inc
Datasheet:
![XCV100E-7FG256C](/images/no-image3.png)
Part Number:
Description:
IC FPGA 1.8V C-TEMP 256-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XCV100E-8CS144C](/images/no-image3.png)
Part Number:
Description:
IC FPGA 1.8V C-TEMP 144-CSA
Manufacturer:
Xilinx Inc
Datasheet:
![XCV100E-7CS144I](/images/no-image3.png)
Part Number:
Description:
IC FPGA 1.8V I-TEMP 144-CSA
Manufacturer:
Xilinx Inc
Datasheet:
![XCV100E-6PQ240I](/images/no-image3.png)
Part Number:
Description:
IC FPGA 1.8V I-TEMP 240-PQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XCV100E-7PQ240C](/images/no-image3.png)
Part Number:
Description:
IC FPGA 1.8V C-TEMP 240-PQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XCV100E-6BG352I](/images/no-image3.png)
Part Number:
Description:
IC FPGA 1.8V I-TEMP 352-MBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XCV100E-7BG352C](/images/no-image3.png)
Part Number:
Description:
IC FPGA 1.8V C-TEMP 352-MBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XCV100E-8FG256C](/images/no-image3.png)
Part Number:
Description:
IC FPGA 1.8V C-TEMP 256-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XCV100E-7FG256I](/images/no-image3.png)
Part Number:
Description:
IC FPGA 1.8V I-TEMP 256-FBGA
Manufacturer:
Xilinx Inc
Datasheet: