XC6SLX45T-3FGG484C Xilinx Inc, XC6SLX45T-3FGG484C Datasheet - Page 54

• Manufacturer Part Number: XC6SLX45T-3FGG484C
• Description: FPGA Spartan®-6 Family 43661 Cells 45nm (CMOS) Technology 1.2V 484-Pin FBGA
• Manufacturer: Xilinx Inc
• Series: Spartan® 6 LXTr

Specifications of XC6SLX45T-3FGG484C

• Package: 484FBGA
• Family Name: Spartan®-6
• Device Logic Cells: 43661
• Device Logic Units: 27288
• Number Of Registers: 54576
• Typical Operating Supply Voltage: 1.2 V
• Maximum Number Of User I/os: 296
• Ram Bits: 2138112
• Package / Case: 484-BGA
• Mounting Type: Surface Mount
• Voltage - Supply: 1 V ~ 3.6 V
• Operating Temperature: 0°C ~ 85°C
• Number Of I /o: 296
• Number Of Logic Elements/cells: 43661
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of Gates: -
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Table 55: Switching Characteristics for the Digital Frequency Synthesizer DFS (DCM_CLKGEN)
DS162 (v2.0) March 31, 2011
Preliminary Product Specification
Output Frequency Ranges (DCM_CLKGEN)
CLKOUT_FREQ_FX
CLKOUT_FREQ_FXDV
Output Clock Jitter
CLKOUT_PER_JITT_FX
CLKOUT_PER_JITT_FXDV Period jitter at the CLKFXDV
CLKFX_FREEZE_VAR
CLKFX_FREEZE_TEMP
_SLOPE
Duty Cycle
CLKOUT_DUTY_CYCLE_
FX
CLKOUT_DUTY_CYCLE_
FXDV
Lock Time
LOCK_FX
Symbol
(2)
(4)(5)
(2)(3)
Frequency for the CLKFX and
CLKFX180 outputs
Frequency for the CLKFXDV
output
Period jitter at the CLKFX and
CLKFX180 outputs.
output.
CLKFX period change in free
running oscillator mode at the
same temperature.
FCLKFX > 50 MHz
CLKFX period change in free
running oscillator mode at the
same temperature.
FCLKFX < 50 MHz
CLKFX period will change in
free_oscillator mode over
temperature. Add to
CLKFX_FREEZE_VAR to
determine total CLKFX period
change. Percentage change for
CLKFX period over 1°C.
Duty cycle precision for the
CLKFX and CLKFX180 outputs,
including the BUFGMUX and
clock tree duty-cycle distortion
Duty cycle precision for the
CLKFXDV outputs, including the
BUFGMUX and clock tree
duty-cycle distortion
The time from deassertion at the
DCM’s Reset input to the rising
transition at its LOCKED output.
The DFS asserts LOCKED when
the CLKFX, CLKFX180, and
CLKFXDV signals are valid.
Lock time requires
CLKFX_DIVIDE < F
MHz)
when:
5 MHz < F
when:
F
CLKIN
> 50 MHz
Description
CLKIN
< 50 MHz
IN
/(0.50
www.xilinx.com
Spartan-6 FPGA Data Sheet: DC and Switching Characteristics
0.15625
Min
5
–
–
-3
187.5
Max
375
50
Maximum = ±[1% of CLKFX period + 350]
Maximum = ±[1% of CLKFX period + 350]
5
Typical = ±[0.2% of CLKFX period + 100]
Typical = ±[0.2% of CLKFX period + 100]
Maximum = ±3% of CLKFX period
Maximum = ±5% of CLKFX period
0.15625
Min
5
–
–
-3N
Maximum = 0.1
Speed Grade
187.5
Max
375
50
5
0.15625
Min
5
–
–
-2
166.5
Max
333
50
5
0.15625
(1)
Min
5
–
–
-1L
Max
200
100
50
5
Units
%/°C
MHz
MHz
ms
ms
ps
ps
ps
ps
ps
ps
54