PDLXT360NE.A2 Intel, PDLXT360NE.A2 Datasheet - Page 5

• Manufacturer Part Number: PDLXT360NE.A2
• Manufacturer: Intel

Specifications of PDLXT360NE.A2

• Number Of Transceivers: 1
• Operating Supply Voltage (typ): 5V
• Screening Level: Industrial
• Operating Supply Voltage (min): 4.75V
• Operating Supply Voltage (max): 5.25V
• Operating Temperature (min): -40C
• Operating Temperature (max): 85C
• Lead Free Status / RoHS Status: Not Compliant

Tables
Datasheet
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
Integrated T1/E1 LH/SH Transceiver for DS1/DSX-1 or PRI Applications — LXT360
LXT360 Clock and Data Pins by Mode1 ............................................................... 9
LXT360 Control Pins by Mode ..............................................................................9
LXT360 Signal Descriptions ................................................................................10
CLKE Pin Settings1.............................................................................................18
Control and Operational Mode Selection ............................................................19
Diagnostic Mode Availability................................................................................20
Register Addresses .............................................................................................30
Register and Bit Summary ..................................................................................30
Control Register #1 Read/Write, Address (A7-A0) = x010000x ..........................31
Equalizer Control Input Settings..........................................................................31
Control Register #2 Read/Write, Address (A7-A0) = x010001x ..........................32
Control Register #3 Read/Write, Address (A7-A0) = x010010x ..........................32
Interrupt Clear Register Read/Write, Address (A7-A0) = x010011x....................33
Transition Status Register Read Only, Address (A7-A0) = x010100x.................33
Performance Status Register Read Only, Address (A7-A0) = x010101x ............34
Equalizer Status Register Read Only, Address (A7-A0) = x010110x .................34
Control Register #4 Read/Write, Address (A7-A0) = x010111x ..........................34
E1 Transmit Return Loss Requirements .............................................................36
Transmit Return Loss (2.048 Mbit/s–Short-Haul)................................................36
Transmit Return Loss (2.048 Mbit/s–Long-Haul) High Return
Loss Configuration ..............................................................................................37
Transmit Return Loss (2.048 Mbit/s–Long-Haul) ................................................37
Transmit Return Loss (1.544 Mbit/s–Long- or Short-Haul) .................................37
Transformer Specifications for LXT360...............................................................37
Recommended Transformers for LXT360...........................................................38
Absolute Maximum Ratings.................................................................................41
Recommended Operating Conditions .................................................................41
Digital Characteristics..........................................................................................42
Analog Characteristics ........................................................................................43
2.048 MHz E1 Pulse Mask Specifications...........................................................44
1.544 MHz T1 Pulse Mask Corner Point Specifications......................................45
T1 Operation Master and Transmit Clock Timing Characteristics
(See
E1 Operation Master and Transmit Clock Timing Characteristics
(See
Receive Timing Characteristics for T1 Operation (See
Receive Timing Characteristics for E1 Operation (See
Serial I/O Timing Characteristics (See
Figure
Figure
16) ...................................................................................................45
16) ...................................................................................................46
Figure 18
and
Figure
Figure
Figure
19)........................48
17)......................47
17) .....................47
5