FWLXT9785EBC.D0 Cortina Systems Inc, FWLXT9785EBC.D0 Datasheet - Page 13

• Manufacturer Part Number: FWLXT9785EBC.D0
• Manufacturer: Cortina Systems Inc

Specifications of FWLXT9785EBC.D0

• Lead Free Status / RoHS Status: Not Compliant

LXT9785/LXT9785E
Datasheet
249241, Revision 11.0
16 April 2007
Cortina Systems
Page
121
123
124
125
127
128
128
129
130
130
131
131
136
141
148
148
149
149
149
150
151
152
153
154
155
157
158
160
161
162
173
176
Description
Section 4.3.7, “MDIO Management Interface”:
Added note under second paragraph.
Added last paragraph.
Added note under Section 4.3.8, “MII Sectionalization”.
Added new Section 4.3.11, “FIFO Initial Fill Values”
Modified paragraph three under Section 4.4.1, “Power Requirements”.
Added notes under second and last paragraphs under Section 4.5.3, “Power-Down Mode”.
Modified last bullet under Section 4.5.3.1, “Global (Hardware) Power Down”.
Added last paragraph to Section 4.5.4, “Reset”.
Modified Table 42 “Cortina Systems
Change heading and modified last line under Section 4.6.1.2, “Manual Next Page Exchange”.
Section 4.6.1.4, “Link Criteria”:
Changed scrambler to descrambler in first line.
Modified second paragraph.
Added two new paragraphs.
Added second paragraph under Section 4.6.1.5, “Parallel Detection”.
Modified paragraphs under Section 4.6.1.6, “Reliable Link Establishment While Auto MDI/MDIX is Enabled in
Forced Speed Mode”.
Changed “1110” to “0101” under Section 4.7.4.3, “Receive Error”.
Added note under first paragraph of Section 4.8, “RMII Operation”
Changed “asynchronously” to “synchronously” in second paragraph under Section 4.9.3.3, “Carrier Sense/Data
Valid (RMII)”.
Modified last sentence in first paragraph under Section 4.9.3.4, “Carrier Sense (SMII)”.
Modified paragraph under Section 4.9.3.6.3, “Polarity Correction”.
Added note under Section 4.9.3.7, “Fiber PMD Sublayer”.
Added second paragraph under Section 4.9.3.7.1, “Far End Fault Indications”.
Modified/added text under Section 4.10.1, “Preamble Handling”.
Modified text under Section 4.10.4, “Jabber”.
Modified first paragraph under Section 4.11, “DTE Discovery Process”.
Modified Item 1 of Section 4.11.2, “Interaction between Processor, MAC, and PHY”.
Modified second paragraph under Section 4.11.4, “DTE Discovery Process Flow”.
Added Section 4.11.5, “DTE Discovery Behavior”
Added BGA15 information into first paragraph under Section 4.12.2, “Per-Port LED Driver Functions”.
Added last sentence to first paragraph and note under first paragraph under Section 4.12.3, “Out-of-Band
Signaling”.
Added Section 4.13, “Cable Diagnostics Overview”.
Modified/added text under Section 4.13.3, “Implementation Considerations”.
Added Section 4.14, “Link Hold-Off Overview”.
Modified Table 52 “Cortina Systems
Modified Table 58 “Cortina Systems
®
LXT9785 and LXT9785E Advanced 8-Port 10/100 Mbps PHY Transceivers
Revision Date: August 28, 2003
®
®
®
Revision Number: 007
LXT9785/LXT9785E Global Hardware Configuration Settings”.
LXT9785/LXT9785E Operating Conditions”
LXT9785/LXT9785E 100BASE-FX Transceiver Characteristics”
Revision History
Page 13