IS41LV44002B-50TL ISSI, Integrated Silicon Solution Inc, IS41LV44002B-50TL Datasheet

no-image

IS41LV44002B-50TL

Manufacturer Part Number
IS41LV44002B-50TL
Description
Manufacturer
ISSI, Integrated Silicon Solution Inc
Datasheet

Specifications of IS41LV44002B-50TL

Lead Free Status / RoHS Status
Compliant
IS41LV44002B
4M x 4 (16-MBIT) DYNAMIC RAM
WITH EDO PAGE MODE
FEATURES
PRODUCT SERIES OVERVIEW
PIN CONFIGURATION: 24-pin SOJ, TSOP2
Integrated Silicon Solution, Inc. — 1-800-379-4774
Rev. B
12/21/09
Copyright © 2006 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time
without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to
obtain the latest version of this device specification before relying on any published information and before placing orders for products.
Extended Data-Out (EDO) Page Mode access cycle
TTL compatible inputs and outputs
Refresh Interval:
– 2,048 cycles/32 ms
Refresh Mode: RAS-Only,
CAS-before-RAS (CBR), and Hidden
Single power supply: 3.3V ± 10%
Byte Write and Byte Read operation via two CAS
Industrial Temperature Range: -40°C to +85°C
Lead-free available
Part No.
IS41LV44002B
VDD
VDD
RAS
I/O0
I/O1
A10
WE
NC
A0
A1
A2
A3
1
2
3
4
5
6
7
8
9
10
11
12
Refresh
2K
24
23
22
21
20
19
18
17
16
15
14
13
GND
I/O3
I/O2
CAS
OE
A9
A8
A7
A6
A5
A4
GND
3.3V ± 10%
Voltage
DESCRIPTION
The
mance CMOS Dynamic Random Access Memory. These
devices offer an accelerated cycle access called EDO
Page Mode. EDO Page Mode allows 2,048 random ac-
cesses within a single row with access cycle time as short
as 20 ns per 4-bit word.
These features make the IS41LV44002B ideally suited for
high-bandwidth graphics, digital signal processing, high-
performance computing systems, and peripheral
applications.
The IS41LV44002B is packaged in a 24-pin 300-mil SOJ
and 300-mil TSOP2 with JEDEC standard pinouts.
KEY TIMING PARAMETERS
PIN DESCRIPTIONS
Parameter
RAS Access Time (t
CAS Access Time (t
Column Address Access Time (t
EDO Page Mode Cycle Time (t
Read/Write Cycle Time (t
A0-A10
I/O0-3
WE
OE
RAS
CAS
V
GND
NC
DD
ISSI
IS41LV44002B is 4,194,304 x 4-bit high-perfor-
Address Inputs
Data Inputs/Outputs
Write Enable
Output Enable
Row Address Strobe
Column Address Strobe
Power
Ground
No Connection
RAC
CAC
)
)
RC
)
PC
AA
JANUARY 2010
)
)
-50
50
13
25
20
84
Unit
ns
ns
ns
ns
ns
1

Related parts for IS41LV44002B-50TL

IS41LV44002B-50TL Summary of contents

Page 1

... These features make the IS41LV44002B ideally suited for high-bandwidth graphics, digital signal processing, high- performance computing systems, and peripheral applications. The IS41LV44002B is packaged in a 24-pin 300-mil SOJ and 300-mil TSOP2 with JEDEC standard pinouts. KEY TIMING PARAMETERS Parameter Voltage RAS Access Time (t 3.3V ± ...

Page 2

... IS41LV44002B FUNCTIONAL BLOCK DIAGRAM OE WE CAS CAS CONTROL LOGIC RAS RAS CLOCK GENERATOR REFRESH COUNTER ADDRESS BUFFERS A0-A10 TRUTH TABLE Function Standby Read Write: Word (Early Write) Read-Write EDO Page-Mode Read 1st Cycle: 2nd Cycle: EDO Page-Mode Write 1st Cycle: 2nd Cycle: ...

Page 3

... IS41LV44002B Functional Description The IS41LV44002B is a CMOS DRAMs optimized for high-speed bandwidth, low power applications. During READ or WRITE cycles, each bit is uniquely addressed through the 11 address bits. These are entered 11 bits (A0-A10 time for the 2K refresh device. The row address is latched by the Row Address Strobe (RAS). The column address is latched by the Column Address Strobe (CAS) ...

Page 4

... IS41LV44002B ABSOLUTE MAXIMUM RATINGS Symbol Parameters V Voltage on Any Pin Relative to GND T V Supply Voltage DD I Output Current OUT P Power Dissipation D T Operating Temperature A T Storage Temperature STG Note: 1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. ...

Page 5

... IS41LV44002B ELECTRICAL CHARACTERISTICS (Recommended Operating Conditions unless otherwise noted.) Symbol Parameter I Input Leakage Current IL I Output Leakage Current IO V Output High Voltage Level OH V Output Low Voltage Level Standby Current: TTL Standby Current: CMOS Operating Current: CC (2,3,4) Random Read/Write Average Power Supply Current ...

Page 6

... IS41LV44002B (1,2,3,4,5,6) AC CHARACTERISTICS (Recommended Operating Conditions unless otherwise noted.) Symbol Parameter t Random READ or WRITE Cycle Time RC Access Time from RAS t RAC Access Time from CAS t CAC t Access Time from Column-Address AA RAS Pulse Width t RAS RAS Precharge Time t RP CAS Pulse Width ...

Page 7

... IS41LV44002B AC CHARACTERISTICS (Continued) (Recommended Operating Conditions unless otherwise noted.) Symbol Parameter Write Command to RAS Lead Time t RWL Write Command to CAS Lead Time t CWL t Write Command Setup Time WCS Data-in Hold Time (referenced to RAS) t DHR Column-Address Setup Time to CAS t ACH Precharge during WRITE Cycle ...

Page 8

... IS41LV44002B Notes initial pause of 200 µs is required after power-up followed by eight RAS refresh cycle (RAS-Only or CBR) before proper device operation is assured. The eight RAS cycles wake-up should be repeated any time the (MIN) and V (MAX) are reference levels for measuring timing of input signals. Transition times, are measured between V ...

Page 9

... IS41LV44002B READ CYCLE RAS t CRP CAS t ASR ADDRESS Row WE I/O OE Note: is referenced from rising edge of RAS or CAS, whichever occurs last OFF Integrated Silicon Solution, Inc. — 1-800-379-4774 Rev. B 12/21/ RAS t CSH CAS RCD RAD RAL t t RAH ASC Column t RCS t AA ...

Page 10

... IS41LV44002B EARLY WRITE CYCLE (OE = DON'T CARE) RAS t CRP CAS t ASR ADDRESS Row WE I RAS t CSH t RSH t t CAS RCD RAD RAL RAH CAH ASC t ACH Column t CWL t RWL t WCR t t WCS WCH DHR Valid Data Integrated Silicon Solution, Inc. — 1-800-379-4774 ...

Page 11

... IS41LV44002B READ WRITE CYCLE (LATE WRITE and READ-MODIFY-WRITE Cycles) RAS t CRP CAS t ASR ADDRESS Row WE I/O OE Integrated Silicon Solution, Inc. — 1-800-379-4774 Rev. B 12/21/09 t RWC t RAS t CSH t RCD RAD RAH CAH ASC Column t RWD t RCS t AWD RAC t CAC t CLZ Open Valid D ...

Page 12

... IS41LV44002B EDO-PAGE-MODE READ CYCLE RAS t CRP CAS t RAD t ASR ADDRESS Row t RAH WE Open I/O OE Note: can be measured from falling edge of CAS to falling edge of CAS, or from rising edge of CAS to rising edge of CAS. Both measurements must meet the t specifications RASP t CSH t ( RCD CAS, ...

Page 13

... IS41LV44002B EDO-PAGE-MODE EARLY-WRITE CYCLE RAS t CRP CAS t RAD t ASR ADDRESS Row t RAH WE I/O OE Integrated Silicon Solution, Inc. — 1-800-379-4774 Rev. B 12/21/09 t RASP t CSH RCD CAS CLCH ACH ASC CAH ASC Column Column t t CWL t t WCS t t WCH WCH WCR t DHR ...

Page 14

... IS41LV44002B EDO-PAGE-MODE READ-WRITE CYCLE RAS CRP RCD CAS ASR RAD t t RAH ASC ADDRESS Row t RWD t RCS WE t RAC t CAC t CLZ Open I/O OE Note: can be measured from falling edge of CAS to falling edge of CAS, or from rising edge of CAS to rising edge of CAS. Both 1 ...

Page 15

... IS41LV44002B EDO-PAGE-MODE READ-EARLY-WRITE CYCLE RAS t t CRP t RCD CAS ASR RAD t t ASC RAH ADDRESS Row t RCS WE t RAC t CAC Open I/O OE Integrated Silicon Solution, Inc. — 1-800-379-4774 Rev. B 12/21/09 (Pseudo READ-MODIFY WRITE) t RASP CSH CAS CP CAS CAH ASC CAH Column (A) ...

Page 16

... IS41LV44002B AC WAVEFORMS (With WE-Controlled Disable) READ CYCLE RAS t CRP CAS t ASR ADDRESS Row WE I/O OE RAS RAS RAS RAS-ONLY REFRESH CYCLE RAS RAS t CRP CAS t ASR ADDRESS I CSH t RCD RAD t t RAH ASC Column t RCS RAC t CAC t CLZ Open t OE (OE DON'T CARE) ...

Page 17

... IS41LV44002B CBR CBR CBR REFRESH CYCLE CBR CBR (Addresses; WE DON'T CARE RAS t t RPC CHR t CP CAS I/O (1) HIDDEN REFRESH CYCLE RAS t CRP CAS t ASR ADDRESS Row I/O OE Notes Hidden Refresh may also be performed after a Write Cycle. In this case LOW and OE = HIGH. ...

Page 18

... IS41LV44002B-50CTG Industrial Range: -40°C to +85°C Speed (ns) Order Part No. 50 IS41LV44002B-50TI 50 IS41LV44002B-50TLI Notes: 1. Part numbers with TL, TLI, CTG, or CTGI are lead-free, and RoHS compliant. 2. For the “G” option less of SnBi plating. 18 Refresh Package 2K 300-mil TSOP-II, Alloy42 leadframe plated with SnPb ...

Page 19

... IS41LV44002B Integrated Silicon Solution, Inc. — 1-800-379-4774 Rev. B 12/21/09 19 ...

Related keywords