CY7C4231-15AC Cypress Semiconductor Corp, CY7C4231-15AC Datasheet
CY7C4231-15AC
Specifications of CY7C4231-15AC
Related parts for CY7C4231-15AC
CY7C4231-15AC Summary of contents
Page 1
... LOGIC THREE-ST ATE OUTPUT REGISTER Cypress Semiconductor Corporation Document #: 38-06016 Rev. *C CY7C4421/4201/4211/4221 CY7C4231/4241/425164/256/512/1K/2K/4K/ Synchronous FIFOs CY7C4421/4201/4211/4221 • Pb-Free Packages Available Functional Description The CY7C42X1 are high-speed, low-power FIFO memories with clocked Read and Write interfaces. All are 9 bits wide. The CY7C42X1 are pin-compatible to IDT722X1. Programmable features include Almost Full/Almost Empty flags ...
Page 2
... Resets device to empty condition. A reset is required before an initial Read or Write operation after power-up. When OE is LOW, the FIFO’s data outputs drive the bus to which they are connected HIGH, the FIFO’s outputs are in High-Z (high-impedance) state. CY7C4421/4201/4211/4221 CY7C4231/4241/4251 -25 Unit 40 MHz ICC1 40 CY7C4231 CY7C4241 CY7C4251 2K × × × 9 Page [+] Feedback ...
Page 3
... The contents of the offset registers can be read to the data outputs when WEN2/LD is LOW and both REN1 and REN2 are LOW. LOW-to-HIGH transitions of RCLK Read register contents to the data outputs. Writes and reads should not be preformed simultaneously on the offset registers. CY7C4231/4241/4251 outputs 0–8 Page [+] Feedback ...
Page 4
... Default Value = 007h × Empty Offset (LSB) Reg. Default Value = 007h (MSB) 0000 Full Offset (LSB) Reg Default Value = 007h (MSB) 0000 CY7C4231/4241/4251 1K × Empty Offset (LSB) Reg. Default Value = 007h (MSB) (MSB Full Offset (LSB) Reg Default Value = 007h (MSB) ...
Page 5
... Full Offset ( default value). Document #: 38-06016 Rev. *C CY7C4421/4201/4211/4221 (256 – m), CY7C4211 (512 – m), CY7C4221 (1K – m), CY7C4231 (2K – m), CY7C4241 (4K – m), and CY7C4251 (8K – m). PAF is set HIGH by the LOW-to-HIGH transition of WCLK when the number of available memory locations is greater than m. Table 1. Writing the Offset Registers ...
Page 6
... REN1 and REN2 synchronized to RCLK, i.e exclusively updated by each rising edge of RCLK. RESET (RS) 9 CY7C42X1 Read Enable 2 (REN2) Used in a Width Expansion Configuration CY7C4421/4201/4211/4221 CY7C4231/4241/4251 Read CLOCK (RCLK) Read ENABLE 1 (REN1) OUTPUT ENABLE (OE) PROGRAMMABLE (PAE) EMPTY FLAG (EF EMPTY FLAG (EF) #2 DATA OUT ( Page ...
Page 7
... Max. –10 +10 = Max., –90 = GND , –10 +10 IH < V < Commercial 35 Industrial 40 Commercial 10 Industrial 15 Test Conditions ° MHz 5.0V CC CY7C4421/4201/4211/4221 CY7C4231/4241/4251 Ambient Temperature V CC ° ° + ±10% ° ° – + ±10% -15 -25 Min. Max. Min. Max. Unit 2.4 2.4 V 0.4 0.4 V 2.2 V 2.2 ...
Page 8
... Values guaranteed by design, not currently tested. Document #: 38-06016 Rev. *C [11, 12] 3.0V R2 GND 680Ω ≤ THÉ VENIN EQUIVALENT 420Ω OUTPUT -10 Min. Max. 100 4.5 4.5 3 0 [14 [14 CY7C4421/4201/4211/4221 CY7C4231/4241/4251 ALL INPUT PULSES 90% 90% 10% 10% ≤ 1.91V -15 -25 Min. Max. Min. Max. Unit 66.7 40 MHz ...
Page 9
... CLKL NO OPERATION t REF VALID DATA t OE [16] t SKEW1 , then FF may not change state until the next WCLK rising edge. SKEW1 , then EF may not change state until the next RCLK rising edge. SKEW1 CY7C4421/4201/4211/4221 CY7C4231/4241/4251 NO OPERATION NO OPERATION t WFF REF t OHZ Page [+] Feedback ...
Page 10
... The first word is available the cycle after EF goes HIGH, always. Document #: 38-06016 Rev RSR RSS t t RSS RSR t t RSR RSS t RSF t RSF t RSF D D VALID Write [20] t FRL t SKEW1 t REF [21 OLZ When t < minimum specification, t CLK SKEW1 SKEW1 CY7C4421/4201/4211/4221 CY7C4231/4241/4251 [19 (maximum) = either 2 FRL CLK SKEW1 Page [+] Feedback ...
Page 11
... ENH ENS WEN1 WEN2 (if applicable ENS ENH [20] t FRL RCLK t SKEW1 EF REN1, REN2 LOW OE DATA IN OUTPUT REGISTER Q – Document #: 38-06016 Rev. *C CY7C4421/4201/4211/4221 t DS DATAWRITE2 t ENS t t ENS ENH REF REF SKEW1 t A CY7C4231/4241/4251 t ENH [20] t FRL t REF DATA Read Page [+] Feedback ...
Page 12
... DATA Write t WFF DATA Read t CLKL t ENS ENH t Note ENS ENH 23 [22] t PAE t ENS , then PAE may not change state until the next RCLK. CY7C4421/4201/4211/4221 CY7C4231/4241/4251 NO Write [15] DATA Write t WFF t ENH t ENS t A NEXT DATA Read WORDS Note INFIFO t PAE ENS ...
Page 13
... If a Write is performed on this rising edge of the Write clock, there will be Full – (m – 1) words of the FIFO when PAF goes LOW. 26. PAF offset = m. 27. 64-m words for CY7C4421, 256 – m words in FIFO for CY7C4201, 512 – m words for CY7C4211, 1024 – m words for CY7C4221, 2048 – m words for CY7C4231, 4096 – m words for CY7C4241, 8192 – m words for CY7C4251. ...
Page 14
... Switching Waveforms (continued) Read Programmable Registers t CLK t CLKH RCLK t ENS WEN2/LD t ENS REN1, REN2 Q – Document #: 38-06016 Rev. *C CY7C4421/4201/4211/4221 t CLKL t ENH t A UNKNOWN PAE OFFSET LSB PAE OFFSET MSB CY7C4231/4241/4251 PAF OFFSET MSB PAF OFFSET LSB Page [+] Feedback ...
Page 15
... V = 5.0V CC 1.25 1.00 0.75 0.50 −55 25 125 AMBIENT TEMPERATURE (°C) OUTPUT SINK CURRENT vs. OUTPUT VOLTAGE 160 140 120 100 OUTPUT VOLTAGE (V) CY7C4231/4241/4251 NORMALIZED SUPPLY CURRENT vs. FREQUENCY 1. 5. 25°C 1. 3.0V IN 0.90 0.80 0.70 0. 100 FREQUENCY (MHz) TYPICAL t CHANGE vs. A OUTPUT LOADING 40 25 ...
Page 16
... A32 32-lead Pb-Free Thin Quad Flatpack J65 32-lead Plastic Leaded Chip Carrier J65 32-lead Pb-Free Plastic Leaded Chip Carrier A32 32-lead Thin Quad Flatpack J65 32-lead Plastic Leaded Chip Carrier CY7C4231/4241/4251 Operating Range Commercial Commercial Operating Range Commercial Commercial Commercial Industrial ...
Page 17
... Synchronous FIFO Speed (ns) Ordering Code 10 CY7C4231-10AC CY7C4231-10JC 15 CY7C4231-15AC CY7C4231-15AXC CY7C4231-15JC CY7C4231-15JXC 25 CY7C4231-25AC CY7C4231-25JC Synchronous FIFO Speed (ns) Ordering Code 10 CY7C4241-10AC CY7C4241-10AXC CY7C4241-10JC CY7C4241-10JI 15 CY7C4241-15AC CY7C4241-15AXC CY7C4241-15JC CY7C4241-15JXC 25 CY7C4241-25AC CY7C4241-25JC CY7C4241-25JI Synchronous FIFO Speed (ns) Ordering Code 10 CY7C4251-10AC CY7C4251-10JC CY7C4251-10JXC CY7C4251-10AI CY7C4251-10AXI 15 CY7C4251-15AC CY7C4251-15AXC ...
Page 18
... The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges. 32-Lead Plastic Leaded Chip Carrier J65 CY7C4421/4201/4211/4221 CY7C4231/4241/4251 51-85063-*B 51-85002-*B Page ...
Page 19
... Document Title: CY7C4421/4201/4211/4221, CY7C4231/4241/4251 64/256/512/1K/2K/4K/ Synchronous FIFOs Document Number: 38-06016 Issue Orig. of REV. ECN NO. Date Change ** 106477 09/10/01 *A 110725 03/20/02 *B 122268 12/26/02 *C 386306 See ECN Document #: 38-06016 Rev. *C Description of Change SZV Change from Spec number: 38-00419 to 38-06016 FSG Change Input Leakage current I ...