RG82845 S L63W Intel, RG82845 S L63W Datasheet - Page 50
![no-image](/images/manufacturer_photos/0/3/336/intel_sml.jpg)
RG82845 S L63W
Manufacturer Part Number
RG82845 S L63W
Description
Manufacturer
Intel
Datasheet
1.RG82845_S_L63W.pdf
(148 pages)
Specifications of RG82845 S L63W
Lead Free Status / RoHS Status
Not Compliant
- Current page: 50 of 148
- Download datasheet (2Mb)
Register Description
3.5.10
50
Note: Bit 9 of the MCHCFG register is used to prevent accesses to the aperture range before this
APBASE—Aperture Base Configuration Register (Device 0)
Offset:
Default:
Access:
Size:
The APBASE is a standard PCI Base Address register that is used to set the base of the Graphics
Aperture. The standard PCI Configuration mechanism defines the base address configuration
register such that only a fixed amount of space can be requested (dependent on which bits are
hardwired to 0 or behave as hardwired to 0). To allow for flexibility (of the aperture), an
additional register called APSIZE is used as a “back-end” register to control, which bits of the
APBASE will behave as hardwired to 0. This register will be programmed by the MCH specific
BIOS code that runs before any of the generic configuration software is run.
is initialized by the configuration software and the appropriate translation table structure has been
established in the system memory.
31:28
27:22
21:4
Bit
2:1
3
0
Upper Programmable Base Address—R/W. These bits are part of the aperture base set by
configuration software to locate the base address of the graphics aperture. They correspond to
bits [31:28] of the base address in the processor's address space that will cause a graphics
aperture translation to be inserted into the path of any memory read or write.
Default = 0000
Middle “Hardwired”/Programmable Base Address—R/W. These bits are part of the aperture
base set by configuration software to locate the base address of the graphics aperture. They
correspond to bits [27:4] of the base address in the processor's address space that will cause a
graphics aperture translation to be inserted into the path of any memory read or write. These
bits can behave as though they were hardwired to 0, if programmed to do so by the APSIZE bits
of the APSIZE register. This causes configuration software to understand that the granularity of
the graphics aperture base address is either finer or more coarse, depending on the bits set by
MCH-specific configuration software in APSIZE.
Lower “Hardwired” Base Address—RO. Hardwired to 0s. This forces a minimum aperture
size selected by this register to be 4 MB.
Prefetchable—RO. This bit is hardwired to 1 to identify the Graphics Aperture range as
prefetchable as per the PCI Local Bus Specification for the base address registers.
There are no side effects on reads, the device returns all bytes on reads, regardless of the byte
enables, and the MCH may merge processor writes into this range without causing errors.
Type—RO. These bits determine addressing type and they are hardwired to “00” to indicate that
address range defined by the upper bits of this register can be located anywhere in the 32-bit
address space.
Memory Space Indicator—RO. Hardwired to 0 to identify aperture range as a memory range.
10–13h
0000_0008h
R/W, RO
32 bits
Description
Intel
®
82845 MCH for SDR Datasheet
register
R
Related parts for RG82845 S L63W
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![RG82845 S L5V7](/images/manufacturer_photos/0/3/336/intel_tmb.jpg)
Part Number:
Description:
Manufacturer:
Intel
Datasheet:
![RG82845 S L5YQ](/images/manufacturer_photos/0/3/336/intel_tmb.jpg)
Part Number:
Description:
Manufacturer:
Intel
Datasheet:
![RJ80535VC600512](/images/manufacturer_photos/0/3/337/intel_corporation_tmb.jpg)
Part Number:
Description:
Microprocessor: Intel Celeron M Processor 320 and Ultra Low Voltage Intel Celeron M Processor at 600MHz
Manufacturer:
Intel Corporation
![82550GY](/images/manufacturer_photos/0/3/337/intel_corporation_tmb.jpg)
Part Number:
Description:
Intel 82550 Fast Ethernet Multifunction PCI/CardBus Controller
Manufacturer:
Intel Corporation
Datasheet:
![DA28F320J5-120](/images/manufacturer_photos/0/3/337/intel_corporation_tmb.jpg)
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 120 ns
Manufacturer:
Intel Corporation
Datasheet:
![E28F320J5-120](/images/manufacturer_photos/0/3/337/intel_corporation_tmb.jpg)
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 120 ns
Manufacturer:
Intel Corporation
Datasheet:
![G28F640J5-150](/images/manufacturer_photos/0/3/337/intel_corporation_tmb.jpg)
Part Number:
Description:
Intel StrataFlash memory 64 Mbit. Access speed 150 ns
Manufacturer:
Intel Corporation
Datasheet:
![E28F320J5-100](/images/manufacturer_photos/0/3/337/intel_corporation_tmb.jpg)
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 100 ns
Manufacturer:
Intel Corporation
Datasheet:
![DA28F640J5A-150](/images/manufacturer_photos/0/3/337/intel_corporation_tmb.jpg)
Part Number:
Description:
DA28F640J5A-1505 Volt Intel StrataFlash Memory
Manufacturer:
Intel Corporation
Datasheet:
![DA28F320J5A-120](/images/manufacturer_photos/0/3/337/intel_corporation_tmb.jpg)
Part Number:
Description:
5 Volt Intel StrataFlash?? Memory
Manufacturer:
Intel Corporation
Datasheet:
![E28F320J5A-120](/images/manufacturer_photos/0/3/337/intel_corporation_tmb.jpg)
Part Number:
Description:
5 Volt Intel StrataFlash?? Memory
Manufacturer:
Intel Corporation
![NHE6300ESB](/images/manufacturer_photos/0/3/337/intel_corporation_tmb.jpg)
Part Number:
Description:
Intel 6300ESB I/O Controller Hub
Manufacturer:
Intel Corporation
Datasheet:
![NH82801DB](/images/manufacturer_photos/0/3/337/intel_corporation_tmb.jpg)
Part Number:
Description:
Intel 82801DB I/O Controller Hub (ICH4), Pb-Free SLI
Manufacturer:
Intel Corporation
Datasheet: