MCM20027IBMN Freescale, MCM20027IBMN Datasheet - Page 58
![no-image](/images/manufacturer_photos/0/2/261/freescale_sml.jpg)
MCM20027IBMN
Manufacturer Part Number
MCM20027IBMN
Description
Manufacturer
Freescale
Type
CMOSr
Datasheet
1.MCM20027IBMN.pdf
(73 pages)
Specifications of MCM20027IBMN
Sensor Image Color Type
Monochrome
Sensor Image Size Range
>= 480,000Pixels
Sensor Image Size
1280x1024Pixels
Operating Supply Voltage (min)
3V
Operating Supply Voltage (typ)
3.3V
Operating Supply Voltage (max)
3.6V
Operating Temp Range
0C to 40C
Package Type
CLCC
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
48
Lead Free Status / RoHS Status
Supplier Unconfirmed
The
are to utilize Greycode address format or not. It also allows the user to select the user to select the direction of the
row and column readout.
The rrc when enabled causes the column data to be readout in the reverse direction as compared to the normal
readout direction.
The rrr when enabled causes the row data to be readout in the reverse direction as compared to the normal readout
direction.
The gcc bit when enabled causes the column addresses to be Greycoded.
The gcr bit when enabled causes the column addresses to be Greycoded.
MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
MOTOROLA, INC. 2002
Address
Address
Number
msb (7)
msb (7)
Greycode and Readout Control Register; Table 51
1 - 0
56
57
7-4
Bit
x
x
3
2
h
h
VCLK Con-
Row Grey-
Greycode
Function
Address
Address
Unused
Column
Enable
code
trol
x
x
6
6
Table 50. SOF & VCLK Signal Length Control Register
vck[1:0] = 00
vck[1:0] = 01
vck[1:0] = 10
vck[1:0] = 11
Unused
1
0
1
0
Table 51. Greycode and Readout Control Register
b
b
b
b
Freescale Semiconductor, Inc.
= Greycode addressing Enabled
= Binary Addressing
= Greycode addressing Enabled
= Binary Addressing
For More Information On This Product,
x
x
5
5
SOF and VCLK Signal Length Control
Greycode and Readout Control
b
b
b
b
Go to: www.freescale.com
= 1 MCLK Wide
= 8 MCLKs Wide
= 64 MCLKs Wide
= Full Row Wide
x
x
4
4
allows the user to choose if the column and row addresses
Description
sofc[3]
gcr
3
3
sofc[2]
gcc
2
2
Revision 8.4 - 24 Oct 2002 :
vckc[1]
ImageMOS
rrr
ImageMOS
1
1
Default
vckc[0]
Default
Reset
State
lsb (0)
lsb (0)
04
10
rrc
E
0
1
h
b
b
b
h
MCM20027
58