ADCMP608BKSZ-R2 Analog Devices Inc, ADCMP608BKSZ-R2 Datasheet - Page 7

• Manufacturer Part Number: ADCMP608BKSZ-R2
• Description: Comparator Single R-R I/P 5.5V 6-Pin SC-70 T/R
• Manufacturer: Analog Devices Inc
• Type: General Purposer

Specifications of ADCMP608BKSZ-R2

• Package: 6SC-70
• Rail To Rail: Rail to Rail Input
• Number Of Channels Per Chip: 1
• Minimum Single Supply Voltage: 2.5 V
• Power Supply Type: Single
• Number Of Elements: 1
• Output Type: CMOS, Rail-to-Rail, TTL
• Voltage - Supply: 2.5 V ~ 5.5 V
• Mounting Type: Surface Mount
• Package / Case: 6-TSSOP, SC-88, SOT-363
• Comparator Type: High Speed
• No. Of Comparators: 1
• Response Time: 40ns
• Ic Output Type: CMOS, MOS, Open-Collector / Drain, TTL
• Supply Current: 550µA
• Supply Voltage Range: 2.5V To 5.5V
• Rohs Compliant: Yes
• Output Compatibility: CMOS, TTL
• Number Of Elements: 1
• Technology: CMOS
• Input Offset Voltage: 3mV
• Single Supply Voltage (typ): 3/5V
• Dual Supply Voltage (typ): Not RequiredV
• Supply Current (max): 1.3mA
• Power Supply Requirement: Single
• Common Mode Rejection Ratio: 45dB
• Voltage Gain In Db: 80dB
• Power Supply Rejection Ratio: 50dB
• Single Supply Voltage (min): 2.5V
• Single Supply Voltage (max): 5.5V
• Dual Supply Voltage (min): Not RequiredV
• Dual Supply Voltage (max): Not RequiredV
• Power Dissipation: 2mW
• Operating Temp Range: -40C to 125C
• Operating Temperature Classification: Automotive
• Mounting: Surface Mount
• Pin Count: 6
• Package Type: SC-70
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

APPLICATION INFORMATION
POWER/GROUND LAYOUT AND BYPASSING
The ADCMP608 comparator is a high speed device. Despite the
low noise output stage, it is essential to use proper high speed
design techniques to achieve the specified performance. Because
comparators are uncompensated amplifiers, feedback in any phase
relationship is likely to cause oscillations or undesired hysteresis. Of
critical importance is the use of low impedance supply planes,
particularly the output supply plane (V
(GND). Individual supply planes are recommended as part of a
multilayer board. Providing the lowest inductance return path for
switching currents ensures the best possible performance in the
target application.
It is also important to adequately bypass the input and output
supplies. A 0.1 μF bypass capacitor should be placed as close as
possible to the V
to the GND plane with redundant vias placed to provide a
physically short return path for output currents flowing back
from ground to the V
should be carefully selected for minimum inductance and ESR.
Parasitic layout inductance should also be strictly controlled to
maximize the effectiveness of the bypass at high frequencies.
TTL-/CMOS-COMPATIBLE OUTPUT STAGE
Specified propagation delay performance can be achieved only
by keeping the capacitive load at or below the specified minimums.
The output of the ADCMP608 is designed to directly drive one
Schottky TTL, or three low power Schottky TTL loads, or the
equivalent. For large fan outs, buses, or transmission lines, use
an appropriate buffer to maintain the excellent speed and
stability of the comparator.
With the rated 15 pF load capacitance applied, more than half
of the total device propagation delay is output stage slew time.
Because of this, the total propagation delay decreases as V
decreases, and instability in the power supply may appear as
excess delay dispersion.
Delay is measured to the 50% point for whatever supply is in
use; thus, the fastest times are observed with the V
2.5 V, and larger values are observed when driving loads that
switch at other levels.
Overdrive and input slew rate dispersions are not significantly
affected by output loading and V
The TTL-/CMOS-compatible output stage is shown in the
simplified schematic diagram (see
inherent symmetry and generally good behavior, this output
stage is readily adaptable for driving various filters and other
unusual loads.
CC
supply pin. The capacitor should be connected
CC
pin. High frequency bypass capacitors
CC
Figure 9). Because of its
variations.
CC
) and the ground plane
CC
supply at
CC
Rev. 0 | Page 7 of 12
OPTIMIZING PERFORMANCE
As with any high speed comparator, proper design and layout
techniques are essential for obtaining the specified performance.
Stray capacitance, inductance, common power and ground
impedances, or other layout issues can severely limit performance
and can often cause oscillation. The source impedance should be
minimized as much as is practicable. High source impedance, in
combination with the parasitic input capacitance of the comparator,
causes an undesirable degradation in bandwidth at the input, thus
degrading the overall response. Higher impedances encourage
undesired coupling.
COMPARATOR PROPAGATION
DELAY DISPERSION
The ADCMP608 comparator is designed to reduce propagation
delay dispersion over a wide input overdrive range of 10 mV to
V
propagation delay that results from a change in the degree of
overdrive or slew rate (how far or how fast the input signal
exceeds the switching threshold).
Propagation delay dispersion is a specification that becomes
important in high speed, time-critical applications, such as data
communication, automatic test and measurement, and instru-
mentation. It is also important in event-driven applications, such
as pulse spectroscopy, nuclear instrumentation, and medical
imaging. Dispersion is defined as the variation in propagation
delay as the input overdrive conditions are changed (
and Figure 11).
ADCMP608 dispersion is typically < 12 ns as the overdrive
varies from 10 mV to 125 mV. This specification applies to
both positive and negative signals because the device has very
closely matched delays for both positive-going and negative-
going inputs, and very low output skews. Remember to add the
actual device offset to the overdrive for repeatable dispersion
measurements.
CC
– 1 V. Propagation delay dispersion is the variation in
+IN
–IN
GAIN STAGE
A
V
Figure 9. Simplified Schematic Diagram of
TTL-/CMOS-Compatible Output Stage
OUTPUT STAGE
A1
A2
V
LOGIC
Q1
Q2
ADCMP608
OUTPUT
Figure 10