CY7C04312BV-133BGC Cypress Semiconductor Corp, CY7C04312BV-133BGC Datasheet - Page 22

no-image

CY7C04312BV-133BGC

Manufacturer Part Number
CY7C04312BV-133BGC
Description
Manufacturer
Cypress Semiconductor Corp
Datasheet

Specifications of CY7C04312BV-133BGC

Operating Temperature Classification
Commercial
Package Type
BGA
Mounting
Surface Mount
Lead Free Status / RoHS Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY7C04312BV-133BGC
Manufacturer:
CY
Quantity:
94
Part Number:
CY7C04312BV-133BGC
Manufacturer:
CY
Quantity:
20
Document #: 38-06027 Rev. *A
Table 1. Read/Write and Enable Operation (Any Port)
Table 2. Address Counter and Counter-Mask Register Control Operation (Any Port)
Notes:
CLK MRST CNTRST MKLD CNTLD CNTINC CNTRD MKRD
51. “X” = “Don’t Care,” “H” = V
52. OE is an asynchronous input signal.
53. When CE changes state, deselection and read happen after one cycle of latency.
54. CE
55. Counter operation and mask register operation are independent of Chip Enables.
X
OE
X
X
X
H
L
0
= OE = V
H
H
H
H
H
H
H
L
IL
CLK
; CE
X
X
H
H
H
H
H
H
L
1
= R/W = V
IH
, “L” = V
X
X
H
H
H
H
H
L
Inputs
IH
CE
.
H
X
L
L
L
IL
0
.
H
H
H
H
X
X
X
L
CE
H
H
H
X
L
H
H
H
X
X
X
X
L
1
R/W
X
X
X
X
X
H
H
[51, 52, 53]
L
H
X
X
L
X
X
X
X
X
X
X
H
L
Readback Readback Counter on Address Lines
Readback Readback Mask Register on Address Lines
Increment Counter Increment
I/O
Outputs
Master-
High-Z
High-Z
High-Z
Mode
Reset
Reset
Load
Load
Hold
D
0
D
OUT
–I/O
IN
17
Counter/Address Register Reset and Mask
Register Set (resets entire chip as per reset
state table)
Counter/Address Register Reset
Load of Address Lines into Mask Register
Load of Address Lines into Counter/Address
Register
Counter Hold
[31, 51, 54, 55]
Deselected
Deselected
Write
Read
Outputs Disabled
Operation
CY7C04312BV
CY7C04314BV
Operation
CY7C0430BV
Page 22 of 37

Related parts for CY7C04312BV-133BGC