ISL3873BIK Intersil, ISL3873BIK Datasheet - Page 38

no-image

ISL3873BIK

Manufacturer Part Number
ISL3873BIK
Description
Manufacturer
Intersil
Datasheet

Specifications of ISL3873BIK

Lead Free Status / RoHS Status
Supplier Unconfirmed

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISL3873BIK
Manufacturer:
ISL
Quantity:
62
Part Number:
ISL3873BIK
Manufacturer:
HOLTEK
Quantity:
487
Part Number:
ISL3873BIK
Manufacturer:
CONEXANT
Quantity:
20 000
Part Number:
ISL3873BIK-TK
Manufacturer:
INTERSIL
Quantity:
628
Part Number:
ISL3873BIKTK
Manufacturer:
Intersil
Quantity:
178
Part Number:
ISL3873BIKZ-TK
Manufacturer:
CONEXANT
Quantity:
20 000
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Bits 7:0
Bit 7
Bits 6:0
Bit 7:5
Bits 4:0
Bit 7
Bit 6
Bit 5
Bits 4:0
CONFIGURATION REGISTER ADDRESS 36 (48h) R/W DELAY SPREAD THRESHOLD FOR CMF CONTROL
CONFIGURATION REGISTER ADDRESS 37 (4Ah) R/W CW RSSI THRESHOLD FOR CMF CONTROL
Time Tracking Mode.
0 = enable detection of the Service field bit showing that the carrier and bit timing are locked to the same oscillator.
1 = disable detection and force locked time tracking.
Note. for automatic locked time tracking operation, bit 2 of the received Service field as well as bit 2 of CR6 of the receiver
must be a “1”.
DC offset compensation control. Final digital DC input offset compensation.
0 = enable DC offset compensation.
1 = disable DC offset compensation.
Bypass I/Q A/Ds.
0 = disable bypass.
1 = 4 MSBs of I/Q data are input on test bus. TESTin 3:0 is [5:2], TESTin 7:4 is Q[5:2], LSBs are zeroed.
disable time adjust during packet. Note: this turns off bit tracking.
0 = normal.
1 = time tracking disabled (overrides bit 6 also).
Internal digital loop back mode (SDI pin becomes LOCK input to acquisition block).
0 = normal chip operation loop back disabled.
1 = loop back enabled, A/D and D/A converters bypassed, chip will not respond to external signals.
enable PN to lower test bus address (2-0). For factory test.
0 = normal.
1 = PN to test bus address.
enable PN to upper test bus address (7-3). For factory test.
0 = normal.
1 = PN to test bus address.
Address bits for various tests. See Tech Brief #TB394 for a description of the test modes.
Energy Detect Threshold control.
0 = threshold is relative to noise floor.
1 = threshold is absolute.
ED Threshold. Range 0 - 127dBm. RSSI > threshold triggers ED.
Delay spread count. Range 0 - 7. Used for evaluation only.
Delay spread threshold. 0.xxxx.
This and the next 3 thresholds are used in the following formula to determine which CMF weights to use. CW detect is not
configurable.
If (CW and RSSI < (CW RSSI threshold + NoiseFloor)) or (no CW and RSSI < (SNR threshold #1 + NoiseFloor)) or (no CW
and delay spread < threshold and RSSI < (SNR threshold #2 + NoiseFloor)) then;
use Default CMF weights,
else,
use Calculated CMF weights.
R/W but not currently used internally, should be set to zero to ensure compatibility with future revisions.
Force default CMF weights.
0 = normal.
1 = force default CMF weights.
Force calculated CMF weights.
0 = normal.
1 = force calculated CMF weights.
Note: this cannot be combined with bit 6. A “1” on both will produce undefined results.
CW RSSI threshold, range 0 to 31dB.
CONFIGURATION REGISTER ADDRESS 33 (42h) R/W TEST MODES 2 (Continued)
38
CONFIGURATION REGISTER ADDRESS 34 (44h) R/W TEST BUS ADDRESS
CONFIGURATION REGISTER ADDRESS 35 (46h) R/W ED THRESHOLD
ISL3873B

Related parts for ISL3873BIK