CY2291FX Cypress Semiconductor Corp, CY2291FX Datasheet
CY2291FX
Specifications of CY2291FX
CY2291FX
Available stocks
Related parts for CY2291FX
CY2291FX Summary of contents
Page 1
... XTALIN XTALOUT S0 S1 S2/SUSPEND SHUTDOWN/ OE Cypress Semiconductor Corporation Document Number: 38-07189 Rev. *E Three-PLL General Purpose EPROM Programmable Clock Generator ICD2023 and ICD2028 and continues their tradition by providing a high level of customizable features to meet the diverse clock synchoronous systems. All parts provide a highly configurable set of close for PC motherboard applications ...
Page 2
Contents Pinouts .............................................................................. 3 Pin Definitions .................................................................. 3 Output Configuration ....................................................... 4 Power Saving Features .................................................... 4 CyClocks Software ........................................................... 4 Cypress FTG Programmer ............................................... 4 Custom Configuration Request Procedure .................... 4 Maximum Ratings ............................................................. 5 Operating Conditions....................................................... 5 Electrical ...
Page 3
Pinouts Pin Definitions Name Pin Number 32XOUT 1 32K 2 CLKC 3 VDD 4, 16 GND 5 [1] XTALIN 6 [1, 2] XTALOUT 7 XBUF 8 CLKD 9 CPUCLK 10 CLKB 11 CLKA 12 CLKF ...
Page 4
Output Configuration The CY2291 has five independent frequency sources on-chip. These are the 32-kHz oscillator, the reference oscillator, and three Phase-locked loops (PLLs). Each PLL has a specific function. The System PLL (SPLL) drives the CLKF output and provides fixed ...
Page 5
Maximum Ratings (Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.) Supply voltage .............................................–0 7 input voltage ..........................................–0 7.0 V Storage temperature ................................ –65 C ...
Page 6
Electrical Characteristics, Commercial 3.3 V Parameter Description V HIGH-level output voltage OH V LOW-level output voltage OL V 32.768-kHz HIGH-level OH–32 output voltage V 32.768-kHz LOW-level OL–32 output voltage [9] V HIGH-level input voltage IH [9] V LOW-level input voltage ...
Page 7
Electrical Characteristics, Industrial 3.3 V Parameter Description V HIGH-level output voltage OH V LOW-level output voltage OL V 32.768-kHz HIGH-level OH–32 output voltage V 32.768-kHz LOW-Level OL–32 Output Voltage [13] V HIGH-level input voltage IH [13] V LOW-level input voltage ...
Page 8
Switching Characteristics, Commercial 5.0 V Parameter Name [21] t Peak-to-peak period jitter (t Clock jitter 9A clock period (f [21] t Peak-to-peak period jitter (t Clock jitter 9B (4 MHz < f [21] t Peak-to-peak period jitter Clock jitter 9C ...
Page 9
Switching Characteristics, Commercial 3.3 V Parameter Name [27] t Peak-to-peak period jitter (t Clock jitter 9A clock period (f [27] t Peak-to-peak period jitter (t Clock jitter 9B < f < 16 MHz) OUT [27] t Peak-to-peak period jitter Clock ...
Page 10
Switching Characteristics, Industrial 5.0 V Parameter Name t Output period Clock output range operation Output duty Duty cycle for outputs, defined as t [28] cycle f > 66 MHZ OUT Duty cycle for outputs, defined ...
Page 11
Switching Characteristics, Industrial 3.3 V Parameter Name t Output period Clock output range, 3 operation Output duty Duty cycle for outputs, defined as t [34] cycle f > 66 MHZ OUT Duty cycle for outputs, defined as t ...
Page 12
Switching Waveforms Figure 2. All Outputs, Duty Cycle and Rise/Fall Time OUTPUT ALL THREE-STATE OUTPUTS CLK OUTPUT RELATED CLK OLD SELECT SELECT CPU Test Circuit V DD 0.1 0.1 F Note 40. The CY2291 ...
Page 13
... Ordering Information Ordering Code Pb-free CY2291FX 20-Pin SOIC CY2291FXT 20-Pin SOIC – Tape and reel Possible Configuration [41] Ordering Code Pb-free CY2291SXC–XXX 20-Pin SOIC CY2291SXC–XXXT 20-Pin SOIC – Tape and reel CY2291SXL–XXX 20-Pin SOIC CY2291SXL–XXXT 20-Pin SOIC – Tape and reel ...
Page 14
Package Diagram Figure 6. 20-Pin (300 MIL) SOIC Package Outline Document Number: 38-07189 Rev. *E CY2291 51-85024 *D Page [+] Feedback ...
Page 15
Acronyms Acronym Description CLKIN Clock input CMOS complementary metal oxide semiconductor OE Output enable PLL Phase locked loop SPLL System Phase locked loop PPM Parts per million FTG Frequency time generator FAE Field application engineer Document Conventions Units of Measure ...
Page 16
... Updated template. Added Note “Not recommended for new designs.” Removed part number CY2291F, CY2291FT, CY2291SC-XXX, CY2291SC-XXXT, CY2291SI-XXX, CY2291SI-XXXT, CY2291SL-XXX, CY2291SL-XXXT, CY2291FIT, CY2291SXI-XXX, CY2291SXI-XXXT, CY2291FXI and CY2291FXIT. Changed CyClocks reference to include CyberClocks. Changed Lead-free to Pb-free. Updated Package diagram 51-85024 *B to 51-85024 *C. Ordering Information ...
Page 17
... Cypress against all charges. Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement ...