LTC2498IUHF#PBF Linear Technology, LTC2498IUHF#PBF Datasheet - Page 24

• Manufacturer Part Number: LTC2498IUHF#PBF
• Description: IC ADC 24BIT 16CH 38-QFN
• Manufacturer: Linear Technology

Specifications of LTC2498IUHF#PBF

• Number Of Bits: 24
• Sampling Rate (per Second): 7.5
• Data Interface: MICROWIRE™, Serial, SPI™
• Number Of Converters: 1
• Power Dissipation (max): 480µW
• Voltage Supply Source: Single Supply
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 38-WFQFN, Exposed Pad
• Number Of Elements: 1
• Resolution: 24Bit
• Architecture: Delta-Sigma
• Sample Rate: 0.008KSPS
• Input Polarity: Bipolar
• Input Type: Voltage
• Rated Input Volt: ±2.75V
• Differential Input: Yes
• Power Supply Requirement: Single
• Single Supply Voltage (typ): 3.3/5V
• Single Supply Voltage (min): 2.7V
• Single Supply Voltage (max): 5.5V
• Dual Supply Voltage (typ): Not RequiredV
• Dual Supply Voltage (min): Not RequiredV
• Dual Supply Voltage (max): Not RequiredV
• Integral Nonlinearity Error: 10ppm of Vref
• Operating Temp Range: -40C to 85C
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 38
• Package Type: QFN EP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

applications inForMation
LTC2498
progress and EOC = 0 once the conversion is complete.
On the falling edge of EOC, the conversion result is load-
ing into an internal static shift register. The output data
can now be shifted out the SDO pin under control of the
externally applied SCK signal. Data is updated on the fall-
ing edge of SCK. The input data is shifted into the device
through the SDI pin on the rising edge of SCK. On the
32nd falling edge of SCK, SDO goes HIGH, indicating a
new conversion has begun. This data now serves as EOC
for the next conversion.
Internal Serial Clock, Single Cycle Operation
This timing mode uses the internal serial clock to shift out
the conversion result and CS to monitor and control the
state of the conversion cycle, see Figure 9.
In order to select the internal serial clock timing mode,
the serial clock pin (SCK) must be floating or pulled HIGH
before the conclusion of the POR cycle and prior to each
falling edge of CS. An internal weak pull-up resistor is active
on the SCK pin during the falling edge of CS; therefore,
the internal SCK mode is automatically selected if SCK is
not externally driven.

(EXTERNAL)
SDO
SCK
SDI
CS
CONVERSION
DON'T CARE
SLEEP
BIT 31
1
EOC
1
BIT 30
“0”
0
2
Figure 8. External Serial Clock, 3-Wire Operation (CS = 0)
10µF
BIT 29
SIG
EN
2.7V TO 5.5V
3
BIT 28 BIT 27 BIT 26 BIT 25 BIT 24 BIT 23 BIT 22 BIT 21
MSB
SGL
4
0.1V TO V
REFERENCE
0.1µF
ANALOG
INPUTS
VOLTAGE
ODD
5
CC
•
•
•
•
•
•
A2
28
29
30
15
16
23
8
7
6
V
REF
REF
CH0
CH7
CH8
CH15
COM
CC
•
•
•
•
•
•
DATA INPUT/OUTPUT
LTC2498
+
–
A1
7
GND
SDO
SCK
SDI
CS
A0
f
8
O
The serial data output pin (SDO) is Hi-Z as long as CS is
HIGH. At any time during the conversion cycle, CS may be
pulled LOW in order to monitor the state of the converter.
Once CS is pulled LOW, SCK goes LOW and EOC is output
to the SDO pin. EOC = 1 while the conversion is in progress
and EOC = 0 if the device is in the sleep state
When testing EOC, if the conversion is complete (EOC =
0), the device will exit sleep state. In order to return to the
sleep state and reduce the power consumption, CS must be
pulled HIGH before the device pulls SCK HIGH. When the
device is using its own internal oscillator (f
the first rising edge of SCK occurs 12µs (t
after the falling edge of CS. If f
oscillator of frequency f
If CS remains LOW longer than t
edge of SCK will occur and the conversion result is shifted
out the SDO pin on the falling edge of SCK. The serial
input word (SDI) is shifted into the device on the rising
edge of SCK.
After the 32nd rising edge of SCK a new conversion au-
tomatically begins. SDO goes HIGH (EOC = 1) and SCK
1,3,4,5,6,31,32,33,39
34
38
35
37
36
EN2
9
3-WIRE
SPI INTERFACE
IM
10
= EXTERNAL OSCILLATOR
= INTERNAL OSCILLATOR
FA
11
BIT 20 BIT 19
FB
12
SPD
13
EOSC
BIT 18 BIT 17
14
, then t
DON'T CARE
O
is driven by an external
EOCTEST
EOCTEST
, the first rising
EOCTEST
BIT 0
O
32
= 3.6/f
is tied LOW),
CONVERSION
= 12µs)
EOSC
2498 F08
2498fe
.