LTC2410CGN Linear Technology, LTC2410CGN Datasheet - Page 35

• Manufacturer Part Number: LTC2410CGN
• Description: IC ADC 24BIT DIFF INP/REF 16SSOP
• Manufacturer: Linear Technology

Specifications of LTC2410CGN

• Number Of Bits: 24
• Sampling Rate (per Second): 7.5
• Data Interface: MICROWIRE™, Serial, SPI™
• Number Of Converters: 2
• Power Dissipation (max): 1mW
• Voltage Supply Source: Single Supply
• Operating Temperature: 0°C ~ 70°C
• Mounting Type: Surface Mount
• Package / Case: 16-SSOP (0.150", 3.90mm Width)
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Other names: Q894257

APPLICATIO S I FOR ATIO
Simultaneous Sampling with Two LTC2410s
One such application is synchronizing multiple LTC2410s,
see Figure 45. The start of conversion is synchronized to
the rising edge of CS. In order to synchronize multiple
LTC2410s, CS is a common input to all the ADCs.
To prevent the converters from autostarting a new con-
version at the end of data output read, 31 or fewer SCK
clock signals are applied to the LTC2410 instead of 32 (the
32nd falling edge would start a conversion). The exact
timing and frequency for the SCK signal is not critical
since it is only shifting out the data. In this case, two
LTC2410’s simultaneously start and end their conversion
cycles under the external control of CS.
Increasing the Output Rate Using Mulitple LTC2410s
A second application uses multiple LTC2410s to increase
the effective output rate by 4 , see Figure 46. In this case,
four LTC2410s are interleaved under the control of sepa-
rate CS signals. This increases the effective output rate
SDO1
SDO2
SCK1
SCK2
CS
U
U
CONTROLLER
W
SDO1
SDO2
SCK2
SCK1
Figure 45. Synchronous Conversion—Extendable
CS
31 OR LESS CLOCK CYCLES
U
V
REF
REF
IN
IN
GND
CC
+
–
LTC2410
+
–
#1
SDO
SCK
CS
F
O
from 7.5Hz to 30Hz (up to a maximum of 60Hz). Addition-
ally, the one-shot output spectrum is unfolded allowing
further digital signal processing of the conversion results.
SCK and SDO may be common to all four LTC2410s. The
four CS rising edges equally divide one LTC2410 conver-
sion cycle (7.5Hz for 60Hz notch frequency). In order to
synchronize the start of conversion to CS, 31 or less SCK
clock pulses must be applied to each ADC.
Both the synchronous and 4 output rate applications use
the external serial clock and single cycle operation with
reduced data output length (see Serial Interface Timing
Modes section and Figure 6). An external oscillator clock
is applied commonly to the F
order to synchronize the sampling times. Both circuits
may be extended to include more LTC2410s.
31 OR LESS CLOCK CYCLES
V
REF
REF
IN
IN
GND
CC
+
LTC2410
–
+
–
#2
SDO
SCK
CS
F
O
V
V
EXTERNAL OSCILLATOR
(153,600HZ)
REF
REF
+
–
O
pin of each LTC2410 in
LTC2410
2410 F45
35