CS5366-CQZR Cirrus Logic Inc, CS5366-CQZR Datasheet - Page 27

• Manufacturer Part Number: CS5366-CQZR
• Description: IC ADC 6CH 114DB 216KHZ 48-LQFP
• Manufacturer: Cirrus Logic Inc

Specifications of CS5366-CQZR

• Package / Case: 48-LQFP
• Number Of Bits: 24
• Sampling Rate (per Second): 216k
• Data Interface: Serial
• Number Of Converters: 1
• Power Dissipation (max): 830mW
• Voltage Supply Source: Analog and Digital
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Conversion Rate: 192 KSPs
• Resolution: 24 bit
• Number Of Adc Inputs: 6
• Operating Supply Voltage: 5 V
• Maximum Operating Temperature: + 85 C
• Minimum Operating Temperature: - 40 C
• Mounting Style: SMD/SMT
• Supply Voltage (max): 5.25 V
• Supply Voltage (min): 4.75 V
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: 598-1549 - BOARD EVAL FOR CS5366 192KHZ ADC
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant

DS626F4
4.8
4.8.1 Power-Down Mode
4.9
4.9.1 Overflow in Stand-Alone Mode
4.9.2 Overflow in Control Port Mode
Reset
The device should be held in reset until power is applied and all incoming clocks are stable and valid. Upon
de-assertion of RST, the state of the configuration pins is latched, the state machine begins, and the device
starts sending audio output data a maximum of 524288 MCLK cycles after the release of RST. When chang-
ing between mode configurations in Stand-Alone Mode, including clock dividers, serial audio interface for-
mat, master/slave, or speed modes, it is recommended to reset the device following the change by holding
the RST pin low for a minimum of one MCLK cycle and then restoring the pin to a logic-high condition.
Overflow Detection
The CS5366 features a Power-Down Mode in which power is temporarily withheld from the modulators, the
crystal oscillator driver, the digital core, and the serial port. The user can access Power-Down Mode by
holding the device in reset and holding all clock lines at a static, valid logic level (either logic-high or logic-
low).
The CS5366 includes overflow detection on all input channels. In Stand-Alone Mode, this information is
presented as open drain, active low on the OVFL pin. The pin will go to a logical low as soon as an over-
range condition in any channel is detected. The data will remain low, then time-out as specified in
"Overflow Timeout" on page
been any other over-range condition detected. Note that an over-range condition on any channel will restart
the time-out period.
In Control Port Mode, the Overflow Status Register interacts with the Overflow Mask Register to provide
interrupt capability for each individual channel. See
page 33
“DC Power” on page 11
for details on these two registers.
14. After the time-out, the OVFL pin will return to a logical high if there has not
shows the power-saving associated with Power-Down Mode.
Section 5.4 "02h (OVFL) Overflow Status Register" on
CS5366
Section
27