AD7711AR Analog Devices Inc, AD7711AR Datasheet - Page 22
![no-image](/images/manufacturer_photos/0/0/57/analog_devices_inc_sml.jpg)
AD7711AR
Manufacturer Part Number
AD7711AR
Description
IC ADC 24BIT RTD I SOURCE 24SOIC
Manufacturer
Analog Devices Inc
Datasheet
1.AD7711ARZ.pdf
(28 pages)
Specifications of AD7711AR
Rohs Status
RoHS non-compliant
Number Of Bits
24
Sampling Rate (per Second)
1.03k
Data Interface
Serial
Number Of Converters
1
Power Dissipation (max)
45mW
Voltage Supply Source
Analog and Digital, Dual ±
Operating Temperature
-40°C ~ 80°C
Mounting Type
Surface Mount
Package / Case
24-SOIC (0.300", 7.50mm Width)
Number Of Elements
1
Resolution
24Bit
Architecture
Delta-Sigma
Sample Rate
19.5KSPS
Input Polarity
Unipolar/Bipolar
Input Type
Voltage
Rated Input Volt
5/±5V
Differential Input
Yes
Power Supply Requirement
Single/Dual
Single Supply Voltage (typ)
5/10V
Single Supply Voltage (min)
4.75V
Single Supply Voltage (max)
10.5V
Dual Supply Voltage (typ)
±5/-5/10V
Dual Supply Voltage (min)
±4.75V
Dual Supply Voltage (max)
-5.25/10.5V
Power Dissipation
52.5mW
Integral Nonlinearity Error
±0.003%FSR
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
24
Package Type
SOIC W
Lead Free Status / RoHS Status
Not Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AD7711AR
Manufacturer:
AD
Quantity:
5 510
Company:
Part Number:
AD7711ARREEL7
Manufacturer:
XIL
Quantity:
2 933
Company:
Part Number:
AD7711ARZ
Manufacturer:
AD
Quantity:
5 510
Part Number:
AD7711ARZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Figures 12a and 12b show timing diagrams for reading from the
AD7711 in external clocking mode. In Figure 12a, all the data is
read from the AD7711 in one operation. In Figure 12b, the data
is read from the AD7711 over a number of read operations. Both
read operations show a read from the AD7711’s output data
register. A read from the control register or calibration registers is
similar, but, in these cases, the DRDY line is not related to the
read function. Depending on the output update rate, it can go
low at any stage in the control/calibration register read cycle
without affecting the read, and its status should be ignored. A
read operation from either the control or calibration registers
must always read 24 bits of data.
Figure 12a shows a read operation from the AD7711 where
RFS remains low for the duration of the data-word transmission.
With DRDY low, the RFS input is brought low. The input
SCLK signal should be low between read and write operations.
RFS going low places the MSB of the word to be read on the
serial data line. All subsequent data bits are clocked out on a
high to low transition of the serial clock and are valid prior to
the following rising edge of this clock. The penultimate falling
edge of SCLK clocks out the LSB and the final falling edge
AD7711
Figure 12b. External Clocking Mode, Output Data Read Operation ( RFS Returns High during Read Operation)
SDATA (O)
SDATA (O)
DRDY (O)
DRDY (O)
SCLK (I)
SCLK (I)
RFS (I)
RFS (I)
A0 (I)
A0 (I)
Figure 12a. External Clocking Mode, Output Data Read Operation
t
t
20
22
t
20
t
22
t
t
24
24
t
MSB
26
MSB
t
25
t
25
–22–
t
27
resets the DRDY line high. This rising edge of DRDY turns off
the serial data output.
Figure 12b shows a timing diagram for a read operation where
RFS returns high during the transmission of the word and
returns low again to access the rest of the data-word. Timing
parameters and functions are very similar to that outlined for
Figure 12a, but Figure 12b has a number of additional times to
show timing relationships when RFS returns high in the middle
of transferring a word.
RFS should return high during a low time of SCLK. On the
rising edge of RFS, the SDATA output is turned off. DRDY
remains low and will remain low until all bits of the data-word
are read from the AD7711, regardless of the number of times
RFS changes state during the read operation. Depending on the
time between the falling edge of SCLK and the rising edge of
RFS, the next bit (BIT N+1) may appear on the data bus before
RFS goes high. When RFS returns low again, it activates the
SDATA output. When the entire word is transmitted, the
DRDY line will go high, turning off the SDATA output as shown
in Figure 12a.
BIT N
t
26
THREE-STATE
t
t
30
27
t
31
LSB
t
24
t
29
t
21
BIT N+1
t
THREE-STATE
28
t
23
t
25
REV. G