CS4382A-CQZ Cirrus Logic Inc, CS4382A-CQZ Datasheet - Page 29
Manufacturer Part Number
IC DAC 8CH 114DB 192KHZ 48LQFP
Cirrus Logic Inc
Specifications of CS4382A-CQZ
Package / Case
Number Of Bits
Number Of Converters
Voltage Supply Source
Analog and Digital
Power Dissipation (max)
-40°C ~ 85°C
Operating Supply Voltage
Operating Temperature Range
+ 85 C
Maximum Power Dissipation
Number Of Dac Outputs
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
598-1524 - BOARD EVAL FOR CS4382A DAC
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
4.14.1 MAP Auto Increment
4.14.2 I²C Mode
Recommended Procedure for Switching Operational Modes
For systems where the absolute minimum in clicks and pops is required, it is recommended that the MUTE
bits are set prior to changing significant DAC functions (such as changing sample rates or clock sources).
The mute bits may then be released after clocks have settled and the proper modes have been set.
It is required to have the device held in reset if the minimum high/low time specs of MCLK cannot be met
during clock source changes.
Control Port Interface
The Control Port is used to load all the internal register settings in order to operate in Software Mode (see
audio sample rate. However, to avoid potential interference problems, the Control Port pins should remain
static if no operation is required.
The Control Port operates in one of two modes: I²C or SPI.
18.104.22.168 I²C Write
To write to the device, follow the procedure below while adhering to the Control Port Switching Specifica-
1. Initiate a START condition to the I²C bus followed by the address byte. The upper 6 bits must be
2. Wait for an acknowledge (ACK) from the part; then write to the memory address pointer, MAP. This
3. Wait for an acknowledge (ACK) from the part; then write the desired data to the register pointed to by
4. If the INCR bit (see
5. If the INCR bit is set to 0 and further I²C writes to other registers are desired, it is necessary to initiate
The device has MAP (memory address pointer) auto-increment capability enabled by the INCR bit (also
the MSB) of the MAP. If INCR is set to 0, MAP will stay constant for successive I²C writes or reads and
SPI writes. If INCR is set to 1, MAP will auto increment after each byte is written, allowing block reads or
writes of successive registers.
In the I²C Mode, data is clocked into and out of the bi-directional serial control data line, SDA, by the serial
Control Port clock, SCL (see
enables the user to alter the chip address (001100[AD0][R/W]) and should be tied to VLC or GND, as re-
quired, before powering up the device. If the device ever detects a high-to-low transition on the AD0/CS
pin after power-up, SPI Mode will be selected.
“Filter Plots” on page
001100. The seventh bit must match the setting of the AD0 pin, and the eighth must be 0. The eighth
bit of the address byte is the R/W bit.
byte points to the register to be written.
are written, then initiate a STOP condition to the bus.
a repeated START condition and follow the procedure detailed from step 1. If no further writes to other
registers are desired, initiate a STOP condition to the bus.
42). The operation of the Control Port may be completely asynchronous with the
4.14.1) is set to 1, repeat the previous step until all the desired registers
for the clock to data relationship). There is no CS pin. Pin AD0