MT48H8M32LFB5-8 IT:G TR Micron Technology Inc, MT48H8M32LFB5-8 IT:G TR Datasheet - Page 80
![](/photos/31/34/313421/mfg557-90-vfbga_sml.jpg)
MT48H8M32LFB5-8 IT:G TR
Manufacturer Part Number
MT48H8M32LFB5-8 IT:G TR
Description
Manufacturer
Micron Technology Inc
Type
Mobile SDRAMr
Datasheet
1.MT48H8M32LFB5-8_ITG_TR.pdf
(86 pages)
Specifications of MT48H8M32LFB5-8 IT:G TR
Organization
8Mx32
Density
256Mb
Address Bus
14b
Access Time (max)
9/7ns
Maximum Clock Rate
125MHz
Operating Supply Voltage (typ)
1.8V
Package Type
VFBGA
Operating Temp Range
-40C to 85C
Operating Supply Voltage (max)
1.95V
Operating Supply Voltage (min)
1.7V
Supply Current
115mA
Pin Count
90
Mounting
Surface Mount
Operating Temperature Classification
Industrial
Lead Free Status / Rohs Status
Compliant
Power-Down
Figure 49: Power-Down Mode
PDF: 09005aef834c13d2
256mb_mobile_sdram_y36n.pdf - Rev. I 11/09 EN
Command
BA0, BA1
Address
Precharge all
active banks
DQM
CKE
CLK
A10
DQ
High-Z
t CMS
t CKS
PRECHARGE
t AS
Single bank
All banks
Bank(s)
T0
t CMH
t CKH
t AH
Note:
Two clock cycles
Power-down occurs if CKE is registered LOW coincident with a NOP or COMMAND IN-
HIBIT when no accesses are in progress. If power-down occurs when all banks are idle,
this mode is referred to as precharge power-down; if power-down occurs when there is
a row active in any bank, this mode is referred to as active power-down. Entering power-
down deactivates the input and output buffers, excluding CKE, for maximum power
savings while in standby. The device cannot remain in the power-down state longer
than the refresh period (64ms) because no REFRESH operations are performed in this
mode.
The power-down state is exited by registering a NOP or COMMAND INHIBIT with CKE
HIGH at the desired clock edge (meeting
All banks idle, enter
power-down mode
t CK
1. Violating refresh requirements during power-down may result in a loss of data.
T1
NOP
t CL
t CKS
T2
NOP
t CH
Input buffers gated off
while in power-down mode
256Mb: 16 Meg x 16, 8 Meg x 32 Mobile SDRAM
80
(
(
(
(
(
(
(
)
(
)
(
)
(
)
(
)
)
(
)
)
)
)
)
(
(
)
(
(
(
(
(
(
)
)
)
)
(
)
(
)
(
)
)
(
(
Exit power-down mode
(
)
)
)
)
)
(
)
(
Micron Technology, Inc. reserves the right to change products or specifications without notice.
)
)
t
CKS).
t CKS
Tn + 1
NOP
All banks idle
©2008 Micron Technology, Inc. All rights reserved.
Tn + 2
Power-Down
ACTIVE
Row
Bank
Row
Don’t Care