ST626XCKITEU STMicroelectronics, ST626XCKITEU Datasheet - Page 34

no-image

ST626XCKITEU

Manufacturer Part Number
ST626XCKITEU
Description
Manufacturer
STMicroelectronics
Datasheet

Specifications of ST626XCKITEU

Lead Free Status / Rohs Status
Supplier Unconfirmed
Programming ST6 Microcontrollers
RESET
Controls the programming mode entry. To prevent signal level contention, RESET must be di-
rectly connected to Pin 9 on the 16-way connector, and must be isolated from other nodes on
the application board. Any direct connection to V
, V
or an output must be avoided. This
DD
SS
pin can be connected to a CMOS input, a 2 K
pull-up, a 10 KOhm pull-down or left open (In-
ternal pull-up). The capacitive load of the RESET pin should not exceed 1
F.
Pins 1 and 7 on the 16-way connector are used to establish communications between the
programming tool and the microcontroller.
To prevent signal-level contention, Pins 1 and 7 must be directly connected to PB3 and PB2
on the 16-way connector, and must be isolated from other nodes on the application board. Any
direct connection to V
, GND or an output must be avoided. These pins may be connected
DD
to a CMOS input, a 2 K
pull-up, a 10 KOhm pull-down or left open (Internal pull-up).
If pin 3 on the 16-pin connector is connected to the target device, the same applies. Connec-
tion to pin 3 is not necessary if a high voltage level is guaranteed by the board design.
Some I/O pins are not connected to the 16-way connector and must be set to a high level dur-
ing programming. This is normally achieved by the RESET signal sent by the programming
tool through the 16-way cable, setting the I/O pins as inputs with an internal 300 K
pull-up.
To keep these I/O lines high, direct connection of these pins to GND or to any other signal at
low level (even temporarily) must be avoided. Only connections to another CMOS input, to an
external pull-up or a 10 M
pull-down is allowed.
The signals on PB3 and PB5 (if not directly biased through pin 3 of the 16-way connector)
must be kept at a high voltage level.
The Vpp/TM pin must not be directly connected to GND/V
on the application board, to avoid
SS
any conflict with the programming voltage provided by the programming tool via pin 13 on the
connector. This pin should be pulled down by a resistor with minimum value of 10 K . You
must add a 100 nF ceramic capacitor between Vpp/Test and V
SS.
34/41
38