M25PX32-VMW6E NUMONYX, M25PX32-VMW6E Datasheet - Page 13

• Manufacturer Part Number: M25PX32-VMW6E
• Description: Flash Mem Serial-SPI 3V/3.3V 32M-Bit 4M x 8 8ns Tube
• Manufacturer: NUMONYX

Specifications of M25PX32-VMW6E

• Density: 32 Mb
• Architecture: Sectored
• Block Organization: Symmetrical
• Typical Operating Supply Voltage: 3|3.3 V
• Sector Size: 4KByte x 1024
• Timing Type: Synchronous
• Operating Temperature: -40 to 85 °C
• Interface Type: Serial-SPI

4
4.1
4.2
4.3
4.4
Operating features
Page programming
To program one data byte, two instructions are required: Write Enable (WREN), which is
one byte, and a Page Program (PP) sequence, which consists of four bytes plus data. This
is followed by the internal Program cycle (of duration t
To spread this overhead, the Page Program (PP) instruction allows up to 256 bytes to be
programmed at a time (changing bits from 1 to 0), provided that they lie in consecutive
addresses on the same page of memory.
For optimized timings, it is recommended to use the Page Program (PP) instruction to
program all consecutive targeted bytes in a single sequence versus using several Page
Program (PP) sequences with each containing only a few bytes (see
and
Dual Input Fast Program
The Dual Input Fast Program (DIFP) instruction makes it possible to program up to 256
bytes using two input pins at the same time (by changing bits from 1 to 0).
For optimized timings, it is recommended to use the Dual Input Fast Program (DIFP)
instruction to program all consecutive targeted bytes in a single sequence rather to using
several Dual Input Fast Program (DIFP) sequences each containing only a few bytes (see
Section 6.12: Dual Input Fast Program
Subsector Erase, Sector Erase and Bulk Erase
The Page Program (PP) instruction allows bits to be reset from 1 to 0. Before this can be
applied, the bytes of memory need to have been erased to all 1s (FFh). This can be
achieved either a subsector at a time, using the Subsector Erase (SSE) instruction, a sector
at a time, using the Sector Erase (SE) instruction, or throughout the entire memory, using
the Bulk Erase (BE) instruction. This starts an internal Erase cycle (of duration t
t
The Erase instruction must be preceded by a Write Enable (WREN) instruction.
Polling during a Write, Program or Erase cycle
A further improvement in the time to Write Status Register (WRSR), Program OTP (POTP),
Program (PP), Dual Input Fast Program (DIFP) or Erase (SSE, SE or BE) can be achieved
by not waiting for the worst case delay (t
(WIP) bit is provided in the Status Register so that the application program can monitor its
value, polling it to establish when the previous Write cycle, Program cycle or Erase cycle is
complete.
BE
).
Table 18: AC
characteristics).
(DIFP)).
W
, t
PP
, t
SSE
, t
SE
PP
, or t
).
BE
). The Write In Progress
Page Program (PP)
SSE
, t
SE
13/68
or