M25PX32-VMW6E NUMONYX, M25PX32-VMW6E Datasheet - Page 44

no-image

M25PX32-VMW6E

Manufacturer Part Number
M25PX32-VMW6E
Description
Flash Mem Serial-SPI 3V/3.3V 32M-Bit 4M x 8 8ns Tube
Manufacturer
NUMONYX
Datasheet

Specifications of M25PX32-VMW6E

Density
32 Mb
Architecture
Sectored
Block Organization
Symmetrical
Typical Operating Supply Voltage
3|3.3 V
Sector Size
4KByte x 1024
Timing Type
Synchronous
Operating Temperature
-40 to 85 °C
Interface Type
Serial-SPI

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M25PX32-VMW6E
Manufacturer:
Numonyx
Quantity:
7 500
Part Number:
M25PX32-VMW6E
Manufacturer:
HIMAX
Quantity:
7 468
Part Number:
M25PX32-VMW6E
Manufacturer:
ST
0
Part Number:
M25PX32-VMW6E
Manufacturer:
ST
Quantity:
20 000
6.14
44/68
Write to Lock Register (WRLR)
The Write to Lock Register (WRLR) instruction allows bits to be changed in the Lock
Registers. Before it can be accepted, a Write Enable (WREN) instruction must previously
have been executed. After the Write Enable (WREN) instruction has been decoded, the
device sets the Write Enable Latch (WEL).
The Write to Lock Register (WRLR) instruction is entered by driving Chip Select (S) Low,
followed by the instruction code, three address bytes (pointing to any address in the
targeted sector and one data byte on Serial Data input (DQ0). The instruction sequence is
shown in
has been latched in, otherwise the Write to Lock Register (WRLR) instruction is not
executed.
Lock Register bits are volatile, and therefore do not require time to be written. When the
Write to Lock Register (WRLR) instruction has been successfully executed, the Write
Enable Latch (WEL) bit is reset after a delay time less than t
Any Write to Lock Register (WRLR) instruction, while an Erase, Program or Write cycle is in
progress, is rejected without having any effects on the cycle that is in progress.
Figure 23. Write to Lock Register (WRLR) instruction sequence
Table 10.
1. Values of (b1, b0) after power-up are defined in
All sectors
S
C
DQ0
Sector
Figure
Lock Register in
0
1
23. Chip Select (S) must be driven High after the eighth bit of the data byte
2
Instruction
3
4
b7-b2
Bit
b1
b0
5
(1)
6
7
Sector Lock Down bit value (refer to
Sector Write Lock bit value (refer to
MSB
23
8
22 21
9 10
24-Bit Address
Section 7: Power-up and
3
28 29 30 31 32 33 34 35
2
1
0
MSB
7
Value
SHSL
‘0’
6
power-down.
Lock Register
5
minimum value.
Table
Table
4
In
3
36 37 38
9)
9)
2
1
0
39
AI13740

Related parts for M25PX32-VMW6E