AD9777BSV Analog Devices Inc, AD9777BSV Datasheet - Page 4
![IC DAC 16BIT DUAL 160MSPS 80TQFP](/photos/6/64/66419/505-80-tqfp_sml.jpg)
AD9777BSV
Manufacturer Part Number
AD9777BSV
Description
IC DAC 16BIT DUAL 160MSPS 80TQFP
Manufacturer
Analog Devices Inc
Series
TxDAC+®r
Datasheet
1.AD9777BSVZ.pdf
(60 pages)
Specifications of AD9777BSV
Rohs Status
RoHS non-compliant
Settling Time
11ns
Number Of Bits
16
Data Interface
Parallel
Number Of Converters
2
Voltage Supply Source
Analog and Digital
Power Dissipation (max)
410mW
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
80-TQFP Exposed Pad, 80-eTQFP, 80-HTQFP, 80-VQFP
For Use With
AD9777-EBZ - BOARD EVALUATION FOR AD9777
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AD9777BSV
Manufacturer:
AD
Quantity:
1 831
Part Number:
AD9777BSV
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD9777BSV#
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
AD9777BSVZ
Manufacturer:
AD
Quantity:
1 000
Company:
Part Number:
AD9777BSVZ
Manufacturer:
ADI
Quantity:
182
Company:
Part Number:
AD9777BSVZ
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
AD9777BSVZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
AD9777BSVZRL
Manufacturer:
Analog Devices Inc
Quantity:
10 000
AD9777
GENERAL DESCRIPTION
The AD9777
compatible, high performance, programmable 2×/4×/8×
interpolating TxDAC+ family. The AD977x family features a
serial port interface (SPI) that provides a high level of
programmability, thus allowing for enhanced system level
options. These options include selectable 2×/4×/8× interpola-
tion filters; f
image rejection; a direct IF mode; programmable channel gain
and offset control; programmable internal clock divider;
straight binary or twos complement data interface; and a single-
port or dual-port data interface.
The selectable 2×/4×/8× interpolation filters simplify the
requirements of the reconstruction filters while simultaneously
enhancing the TxDAC+ family’s pass-band noise/distortion
performance. The independent channel gain and offset adjust
registers allow the user to calibrate LO feedthrough and sideband
suppression errors associated with analog quadrature modulators.
The 6 dB of gain adjustment range can also be used to control the
output power level of each DAC.
The AD9777 features the ability to perform f
digital modulation and image rejection when combined with an
analog quadrature modulator. In this mode, the AD9777 accepts I
and Q complex data (representing a single or multicarrier wave-
form), generates a quadrature modulated IF signal along with its
orthogonal representation via its dual DACs, and presents these
two reconstructed orthogonal IF carriers to an analog quadrature
modulator to complete the image rejection upconversion process.
Another digital modulation mode (that is, the direct IF mode)
allows the original baseband signal representation to be fre-
quency translated such that pairs of images fall at multiples of
one-half the DAC update rate.
The AD977x family includes a flexible clock interface accepting
differential or single-ended sine wave or digital logic inputs. An
internal PLL clock multiplier is included and generates the
necessary on-chip high frequency clocks. It can also be disabled
to allow the use of a higher performance external clock source.
An internal programmable divider simplifies clock generation
in the converter when using an external clock source. A flexible
data input interface allows for straight binary or twos comple-
ment formats and supports single-port interleaved or dual-port
data.
Dual high performance DAC outputs provide a differential
current output programmable over a 2 mA to 20 mA range. The
AD9777 is manufactured on an advanced 0.35 micron CMOS
process, operates from a single-supply of 3.1 V to 3.5 V, and
consumes 1.2 W of power.
1
Protected by U.S. Patent Numbers, 5,568,145; 5,689,257; and 5,703,519.
Other patents pending.
S
1
/2, f
is the 16-bit member of the AD977x pin
S
/4, or f
S
/8 digital quadrature modulation with
S
/2, f
S
/4, and f
S
/8
Rev. C | Page 4 of 60
Targeted at wide dynamic range, multicarrier, and
multistandard systems, the superb baseband performance of the
AD9777 is ideal for wideband CDMA, multicarrier CDMA,
multicarrier TDMA, multicarrier GSM, and high performance
systems employing high-order QAM modulation schemes. The
image rejection feature simplifies and can help to reduce the
number of signal band filters needed in a transmit signal chain.
The direct IF mode helps to eliminate a costly mixer stage for a
variety of communications systems.
PRODUCT HIGHLIGHTS
1.
2.
3.
4.
5.
6.
7.
8.
9.
10. Flexible clock input with single-ended or differential input,
11. Low power: Complete CMOS DAC operates on 1.2 W
12. On-chip voltage reference: The AD9777 includes a 1.20 V
13. An 80-lead thin quad flat package, exposed pad
The AD9777 is the 16-bit member of the AD977x pin
compatible, high performance, programmable 2×/4×/8×
interpolating TxDAC+ family.
Direct IF transmission is possible for 70 MHz + IFs
through a novel digital mixing process.
f
selectable image rejection simplify/remove cascaded SAW
filter stages.
A 2×/4×/8× user selectable interpolating filter eases data
rate and output signal reconstruction filter requirements.
User selectable twos complement/straight binary data
coding.
User programmable channel gain control over 1 dB range
in 0.01 dB increments.
User programmable channel offset control ±10% over the
FSR.
Ultrahigh speed 400 MSPS DAC conversion rate.
Internal clock divider provides data rate clock for easy
interfacing.
CMOS, or 1 V p-p LO sine wave input capability.
from a 3.1 V to 3.5 V single supply. The 20 mA full-scale
current can be reduced for lower power operation, and
several sleep functions are provided to reduce power
during idle periods.
temperature compensated band gap voltage reference.
(TQFP_EP).
S
/2, f
S
/4, and f
S
/8 digital quadrature modulation and user