EPM7064AETC44-4N Altera, EPM7064AETC44-4N Datasheet - Page 37
![IC MAX 7000 CPLD 64 44-TQFP](/photos/6/70/67053/544-44-tqfp_sml.jpg)
EPM7064AETC44-4N
Manufacturer Part Number
EPM7064AETC44-4N
Description
IC MAX 7000 CPLD 64 44-TQFP
Manufacturer
Altera
Series
MAX® 7000Ar
Datasheet
1.EPM7032AELC44-10N.pdf
(64 pages)
Specifications of EPM7064AETC44-4N
Programmable Type
In System Programmable
Delay Time Tpd(1) Max
4.5ns
Voltage Supply - Internal
3 V ~ 3.6 V
Number Of Logic Elements/blocks
4
Number Of Macrocells
64
Number Of Gates
1250
Number Of I /o
36
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
44-TQFP, 44-VQFP
Voltage
2.5V, 3.3V
Memory Type
CMOS
Number Of Logic Elements/cells
4
Family Name
MAX 7000A
# Macrocells
64
Number Of Usable Gates
1250
Frequency (max)
250MHz
Propagation Delay Time
4.5ns
Number Of Logic Blocks/elements
4
# I/os (max)
36
Operating Supply Voltage (typ)
3.3V
In System Programmable
Yes
Operating Supply Voltage (min)
3V
Operating Supply Voltage (max)
3.6V
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
44
Package Type
TQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Lead Free Status / Rohs Status
Compliant
Other names
544-2582
EPM7064AETC44-4N
EPM7064AETC44-4N
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Altera Corporation
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
f
t
f
Symbol
PD1
PD2
SU
H
FSU
FH
CO1
CH
CL
ASU
AH
ACO1
ACH
ACL
CPPW
CNT
CNT
ACNT
ACNT
Table 19. EPM7064AE External Timing Parameters
Input to non-
registered output
I/O input to non-
registered output
Global clock setup
time
Global clock hold time
Global clock setup
time of fast input
Global clock hold time
of fast input
Global clock to output
delay
Global clock high time
Global clock low time
Array clock setup time
Array clock hold time
Array clock to output
delay
Array clock high time
Array clock low time
Minimum pulse width
for clear and preset
Minimum global clock
period
Maximum internal
global clock frequency
Minimum array clock
period
Maximum internal
array clock frequency
Parameter
C1 = 35 pF
(2)
C1 = 35 pF
(2)
(2)
(2)
C1 = 35 pF
(2)
(2)
C1 = 35 pF
(2)
(3)
(2)
(2),
(2)
(2),
Conditions
(4)
(4)
222.2
222.2
Min
2.8
0.0
2.5
0.0
1.0
2.0
2.0
1.6
0.3
1.0
2.0
2.0
2.0
-4
MAX 7000A Programmable Logic Device Data Sheet
Note (1)
Max
4.5
4.5
3.1
4.3
4.5
4.5
135.1
135.1
Speed Grade
Min
4.7
0.0
3.0
0.0
1.0
3.0
3.0
2.6
0.4
1.0
3.0
3.0
3.0
-7
Max
7.5
7.5
5.1
7.2
7.4
7.4
100.0
100.0
Min
6.2
0.0
3.0
0.0
1.0
4.0
4.0
3.6
0.6
1.0
4.0
4.0
4.0
-10
Max
10.0
10.0
10.0
10.0
7.0
9.6
MHz
MHz
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
37