CY37064VP100-143AXC Cypress Semiconductor Corp, CY37064VP100-143AXC Datasheet - Page 5
![IC CPLD 64 MACROCELL 100-LQFP](/photos/6/70/67051/428-100-tqfp_14x14x1_4_sml.jpg)
CY37064VP100-143AXC
Manufacturer Part Number
CY37064VP100-143AXC
Description
IC CPLD 64 MACROCELL 100-LQFP
Manufacturer
Cypress Semiconductor Corp
Series
Ultra37000™r
Datasheet
1.CY37064P44-125JXC.pdf
(64 pages)
Specifications of CY37064VP100-143AXC
Programmable Type
In-System Reprogrammable™ (ISR™) CMOS
Delay Time Tpd(1) Max
8.5ns
Voltage Supply - Internal
3 V ~ 3.6 V
Number Of Macrocells
64
Number Of I /o
69
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
100-LQFP
Voltage
3.3V
Memory Type
CMOS
Family Name
Ultra37000
# Macrocells
64
Number Of Usable Gates
2000
Frequency (max)
143MHz
Propagation Delay Time
8.5ns
Number Of Logic Blocks/elements
4
# I/os (max)
69
Operating Supply Voltage (typ)
3.3V
In System Programmable
Yes
Operating Supply Voltage (min)
3V
Operating Supply Voltage (max)
3.6V
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
100
Package Type
TQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Number Of Logic Elements/cells
-
Lead Free Status / Rohs Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
CY37064VP100-143AXC
Manufacturer:
CYPRESS
Quantity:
10
Company:
Part Number:
CY37064VP100-143AXC
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Document #: 38-03007 Rev. *E
The buried macrocell also supports input register capability.
The buried macrocell can be configured to act as an input
register (D-type or latch) whose input comes from the I/O pin
associated with the neighboring macrocell. The output of all
buried macrocells is sent directly to the PIM regardless of its
configuration.
I/O Macrocell
Figure 2 illustrates the architecture of the I/O macrocell. The
I/O macrocell supports the same functions as the buried
macrocell with the addition of I/O capability. At the output of the
macrocell, a polarity control mux is available to select active
LOW or active HIGH signals. This has the added advantage
of allowing significant logic reduction to occur in many appli-
cations.
The Ultra37000 macrocell features a feedback path to the PIM
separate from the I/O pin input path. This means that if the
macrocell is buried (fed back internally only), the associated
I/O pin can still be used as an input.
FROM PTM
PRODUCT
FROM PTM
PRODUCT
TERMS
TERMS
0
0
−
−
ASYNCHRONOUS
16
16
BLOCK RESET
ASYNCHRONOUS
BLOCK PRESET
4 SYNCHRONOUS CLOCKS (CLK0,CLK1,CLK2,CLK3)
1 ASYNCHRONOUS CLOCK(PTCLK)
4
4
C0 C1 C24
0
1
2
3
C0
0
1
2
3
C1
C24
O
Q
Figure 2. I/O and Buried Macrocells
C25
C25
0
1
1
0
0
1
1
0
BURIED MACROCELL
0
1
I/O MACROCELL
C7
D/T/L
O
R
P
FEEDBACK TO PIM
Q
FEEDBACK TO PIM
FEEDBACK TO PIM
Bus Hold Capabilities on all I/Os
Bus-hold, which is an improved version of the popular internal
pull-up resistor, is a weak latch connected to the pin that does
not degrade the device’s performance. As a latch, bus-hold
maintains the last state of a pin when the pin is placed in a
high-impedance state, thus reducing system noise in
bus-interface applications. Bus-hold additionally allows
unused device pins to remain unconnected on the board,
which is particularly useful during prototyping as designers can
route new signals to the device without cutting trace connec-
tions to V
note Understanding Bus-Hold—A Feature of Cypress CPLDs.
Programmable Slew Rate Control
Each output has a programmable configuration bit, which sets
the output slew rate to fast or slow. For designs concerned with
meeting FCC emissions standards the slow edge provides for
lower system noise. For designs requiring very high perfor-
mance the fast edge rate provides maximum system perfor-
mance.
D/T/L
DECODE
C2 C3
0
1
P
R
Q
O
CC
DECODE
C2 C3
0
1
or GND. For more information, see the application
O
Ultra37000 CPLD Family
0
1
C4
O
SLOW
“0”
“1”
FAST
OE0 OE1
0
1
2
3
SLEW
C6 C5
C26
O
Page 5 of 64
I/O CELL