EP2C5Q208I8N Altera, EP2C5Q208I8N Datasheet - Page 74
![IC CYCLONE II FPGA 5K 208-PQFP](/photos/6/70/67062/544-208-pqfp_sml.jpg)
EP2C5Q208I8N
Manufacturer Part Number
EP2C5Q208I8N
Description
IC CYCLONE II FPGA 5K 208-PQFP
Manufacturer
Altera
Series
Cyclone® IIr
Datasheet
1.EP2C5T144C8N.pdf
(168 pages)
Specifications of EP2C5Q208I8N
Number Of Logic Elements/cells
4608
Number Of Labs/clbs
288
Total Ram Bits
119808
Number Of I /o
142
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
208-MQFP, 208-PQFP
Family Name
Cyclone® II
Number Of Logic Blocks/elements
4608
# I/os (max)
142
Frequency (max)
402.58MHz
Process Technology
90nm
Operating Supply Voltage (typ)
1.2V
Logic Cells
4608
Ram Bits
119808
Operating Supply Voltage (min)
1.15V
Operating Supply Voltage (max)
1.25V
Operating Temp Range
-40C to 100C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
208
Package Type
PQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Compliant
Other names
544-2135
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP2C5Q208I8N
Manufacturer:
Altera
Quantity:
1 948
Company:
Part Number:
EP2C5Q208I8N
Manufacturer:
ALTERA41
Quantity:
228
Part Number:
EP2C5Q208I8N
Manufacturer:
ALTERA
Quantity:
20 000
Document Revision History
Document
Revision History
2–62
Cyclone II Device Handbook, Volume 1
February 2007
v3.1
November 2005
v2.1
July 2005 v2.0
February 2005
v1.2
November 2004
v1.1
June 2004 v1.0
Table 2–21. Document Revision History
Document
Version
Date &
●
●
●
●
●
●
●
●
●
●
●
●
●
●
Updated figure 2-12.
Updated
Added document to the Cyclone II Device Handbook.
Added document revision history.
Removed Table 2-1.
Updated
Added new
Added handpara note in
Updated
Updated
Updated
Updated Programmable Drive Strength table.
Updated
Updated
Updated
Updated technical content throughout.
Updated
Table
Table 2–21
Figure
Note (2)
Table
Figures 2–11
Table
Table
Table
Table
2–19.
Note (1)
2–7.
2–16.
2–18.
2–19.
2–16.
2–25.
to
Changes Made
Table
to
shows the revision history for this document.
Table
and 2–12.
“I/O Banks”
2–20.
2–17.
section.
●
●
Removed Drive Strength
Control from
Elaboration of DDR2 and
QDRII interfaces supported
by I/O bank included.
Summary of Changes
Altera Corporation
February 2007
Figure
2–25.