EP1S20F484C7 Altera, EP1S20F484C7 Datasheet - Page 197

• Manufacturer Part Number: EP1S20F484C7
• Description: IC STRATIX FPGA 20K LE 484-FBGA
• Manufacturer: Altera
• Series: Stratix®r

Specifications of EP1S20F484C7

• Number Of Logic Elements/cells: 18460
• Number Of Labs/clbs: 1846
• Total Ram Bits: 1669248
• Number Of I /o: 361
• Voltage - Supply: 1.425 V ~ 1.575 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 484-FBGA
• Family Name: Stratix
• Number Of Logic Blocks/elements: 18460
• # I/os (max): 361
• Frequency (max): 420.17MHz
• Process Technology: 0.13um (CMOS)
• Operating Supply Voltage (typ): 1.5V
• Logic Cells: 18460
• Ram Bits: 1669248
• Operating Supply Voltage (min): 1.425V
• Operating Supply Voltage (max): 1.575V
• Operating Temp Range: 0C to 85C
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Pin Count: 484
• Package Type: FC-FBGA
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Number Of Gates: -
• Lead Free Status / Rohs Status: Not Compliant
• Other names: 544-1101

Figure 4–3. Dual-Port RAM Timing Microparameter Waveform
Altera Corporation
January 2006
unreg_data-out
reg_data-out
wraddress
rdaddress
rdclock
data-in
wrclock
wren
rden
doutn-2
an-1
din-1
t
t
DATASU
WERESU
doutn-1
bn
t
DATAH
an
din
Figure 4–3
and M-RAM timing parameters shown in
Internal timing parameters are specified on a speed grade basis
independent of device density.
internal timing microparameters for LEs, IOEs, TriMatrix memory
structures, DSP blocks, and MultiTrack interconnects.
t
t
t
R4
R8
R24
Table 4–43. Routing Delay Internal Timing Microparameter
Descriptions (Part 1 of 2)
Symbol
t
doutn-1
WEREH
doutn
a0
b0
shows the TriMatrix memory waveforms for the M512, M4K,
Delay for an R4 line with average loading; covers a distance of four
LAB columns.
Delay for an R8 line with average loading; covers a distance of eight
LAB columns.
Delay for an R24 line with average loading; covers a distance of 24
LAB columns.
t
t
DATACO1
WEREH
t
DATACO2
a1
t
RC
doutn
dout0
a2
b1
Tables 4–44
Parameter
t
t
WADDRSU
Stratix Device Handbook, Volume 1
a3
WERESU
dout0
Tables 4–40
DC & Switching Characteristics
through
din4
a4
b2
4–50
through 4–42.
t
WADDRH
show the
din5
a5
b3
din6
a6
4–27