EP2AGX65DF29C6N Altera, EP2AGX65DF29C6N Datasheet - Page 61
![no-image](/images/manufacturer_photos/0/0/40/altera_sml.jpg)
EP2AGX65DF29C6N
Manufacturer Part Number
EP2AGX65DF29C6N
Description
IC ARRIA II GX FPGA 65K 780FBGA
Manufacturer
Altera
Series
Arria II GXr
Datasheets
1.EP2AGX45CU17C6N.pdf
(96 pages)
2.EP2AGX45CU17C6N.pdf
(14 pages)
3.EP2AGX45CU17C6N.pdf
(692 pages)
4.EP2AGX45CU17C6N.pdf
(10 pages)
5.EP2AGX45CU17C6N.pdf
(88 pages)
6.EP2AGX65DF29C6N.pdf
(306 pages)
Specifications of EP2AGX65DF29C6N
Number Of Logic Elements/cells
60214
Number Of Labs/clbs
2530
Total Ram Bits
5246
Number Of I /o
364
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
780-FBGA
Family Name
Arria® II GX
Number Of Logic Blocks/elements
63250
# I/os (max)
364
Frequency (max)
400MHz
Operating Supply Voltage (typ)
900mV
Logic Cells
63250
Ram Bits
5557452.8
Operating Supply Voltage (min)
0.87V
Operating Supply Voltage (max)
0.93V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
780
Package Type
FC-FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP2AGX65DF29C6N
Manufacturer:
ST
Quantity:
12 000
Chapter 1: Device Datasheet for Arria II Devices
Switching Characteristics
Table 1–41. Transceiver Block Jitter Specifications for Arria II GZ Devices
December 2010 Altera Corporation
Serial RapidIO Receiver Jitter Tolerance
Deterministic jitter tolerance
(peak-to-peak)
Combined deterministic and
random jitter tolerance
(peak-to-peak)
Sinusoidal jitter tolerance
(peak-to-peak)
GIGE Transmit Jitter Generation
Deterministic jitter
(peak-to-peak)
Total jitter (peak-to-peak)
GIGE Receiver Jitter Tolerance
Deterministic jitter tolerance
(peak-to-peak)
Combined deterministic and
random jitter tolerance
(peak-to-peak)
HiGig Transmit Jitter Generation
Deterministic jitter
(peak-to-peak)
Total jitter (peak-to-peak)
HiGig Receiver Jitter Tolerance
Deterministic jitter tolerance
(peak-to-peak)
Description
Symbol/
Jitter frequency = 1.875
Jitter frequency = 22.1
Data rate = 3.75 Gbps
Data rate = 3.75 Gbps
Data rate = 3.75 Gbps
(7)
Data rate = 1.25, 2.5,
Data rate = 1.25, 2.5,
Data rate = 1.25, 2.5,
Data rate = 1.25, 2.5,
Data rate = 1.25, 2.5,
(7)
Jitter frequency =
Pattern = CRPAT
Pattern = CRPAT
Pattern = CJPAT
Pattern = CJPAT
Pattern = CJPAT
Pattern = CJPAT
Pattern = CJPAT
Pattern = CJPAT
Pattern = CJPAT
Pattern = CJPAT
Pattern = CJPAT
Pattern = CJPAT
3.125 Gbps
3.125 Gbps
3.125 Gbps
3.125 Gbps
3.125 Gbps
Conditions
20 MHz
MHz
KHz
(6)
Min
—
—
—
—
Arria II Device Handbook Volume 3: Device Datasheet and Addendum
–C3 and –I3
Typ
> 0.37
> 0.55
> 0.66
> 0.37
> 8.5
> 0.1
> 0.1
—
—
> 0.4
—
—
(Note
0.279
Max
0.14
0.17
0.35
1),
(2)
Min
—
—
—
—
—
(Part 4 of 8)
–C4 and –I4
> 0.37
> 0.55
> 0.66
Typ
> 8.5
> 0.1
> 0.1
—
—
> 0.4
—
—
—
0.279
0.14
Max
—
—
—
Unit
UI
UI
UI
UI
UI
UI
UI
UI
UI
UI
UI
UI
1–53