EP1S25F672C8 Altera, EP1S25F672C8 Datasheet - Page 230
EP1S25F672C8
Manufacturer Part Number
EP1S25F672C8
Description
IC STRATIX FPGA 25K LE 672-FBGA
Manufacturer
Altera
Series
Stratix®r
Datasheet
1.EP1S10F780C7.pdf
(276 pages)
Specifications of EP1S25F672C8
Number Of Logic Elements/cells
25660
Number Of Labs/clbs
2566
Total Ram Bits
1944576
Number Of I /o
473
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
672-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Other names
544-1119
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP1S25F672C8
Manufacturer:
AD
Quantity:
2 562
Company:
Part Number:
EP1S25F672C8
Manufacturer:
ALTERA
Quantity:
3 000
Part Number:
EP1S25F672C8
Manufacturer:
ALTERA
Quantity:
20 000
Company:
Part Number:
EP1S25F672C8N
Manufacturer:
ALTERA
Quantity:
465
Part Number:
EP1S25F672C8N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
- Current page: 230 of 276
- Download datasheet (4Mb)
Timing Model
4–60
Stratix Device Handbook, Volume 1
Skew on Input Pins
Table 4–99
worst case I/O skew value. You can use these values, for example, when
calculating the timing budget on the input (read) side of a memory
interface.
PLL Counter & Clock Network Skews
Table 4–100
the Stratix device PLL.
I/O Timing Measurement Methodology
Different I/O standards require different baseline loading techniques for
reporting timing delays. Altera characterizes timing delays with the
required termination and loading for each I/O standard. The timing
information is specified from the input clock pin up to the output pin of
Note to
(1)
Pins in the same I/O bank
Pins in top/bottom (vertical I/O) banks
Pins in left/right side (horizontal I/O) banks
Pins across the entire device
Clock skew between two external clock outputs driven
by the same counter
Clock skew between two external clock outputs driven
by the different counters with the same settings
Dual-purpose PLL dedicated clock output used as I/O
pin vs. regular I/O pin
Clock skew between any two outputs of the PLL that
drive global clock networks
Table 4–99. Package Skew on Input Pins
Table 4–100. PLL Counter & Clock Network Skews
The Quartus II software models 270 ps of delay on the PLL dedicated clock
output (PLL6_OUT[3..0]p/n and PLL5_OUT[3..0]p/n) pins both when
used as clocks and when used as I/O pins.
Table
shows the package skews that were considered to get the
shows the clock skews between different clock outputs from
4–100:
Package Parameter
Parameter
Worst-Case Skew (ps)
Worst-Case Skew (ps)
Altera Corporation
270
100
50
50
50
100
150
150
January 2006
(1)
Related parts for EP1S25F672C8
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: