EP2SGX130GF1508I4N Altera, EP2SGX130GF1508I4N Datasheet - Page 240

IC STRATIX II GX 130K 1508-FBGA

EP2SGX130GF1508I4N

Manufacturer Part Number
EP2SGX130GF1508I4N
Description
IC STRATIX II GX 130K 1508-FBGA
Manufacturer
Altera
Series
Stratix® II GXr
Datasheet

Specifications of EP2SGX130GF1508I4N

Number Of Logic Elements/cells
132540
Number Of Labs/clbs
6627
Total Ram Bits
6747840
Number Of I /o
734
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
1508-FBGA
Family Name
Stratix II GX
Number Of Logic Blocks/elements
132540
# I/os (max)
734
Frequency (max)
732.1MHz
Process Technology
SRAM
Operating Supply Voltage (typ)
1.2V
Logic Cells
132540
Ram Bits
6747840
Operating Supply Voltage (min)
1.15V
Operating Supply Voltage (max)
1.25V
Operating Temp Range
-40C to 100C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
1508
Package Type
FC-FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Compliant
Other names
544-2175

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP2SGX130GF1508I4N
Manufacturer:
Sunon
Quantity:
1 000
Part Number:
EP2SGX130GF1508I4N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2SGX130GF1508I4N
Manufacturer:
ALTERA
0
Part Number:
EP2SGX130GF1508I4N
Manufacturer:
ALTERA
Quantity:
80
Part Number:
EP2SGX130GF1508I4N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Timing Model
4–70
Stratix II GX Device Handbook, Volume 1
(1)
(2)
t
t
t
t
t
t
t
t
t
t
t
PIN2COMBOUT_R
PIN2COMBOUT_C
COMBIN2PIN_R
COMBIN2PIN_C
CLR
PRE
CLKL
CLKH
SU
H
CO
Table 4–57. IOE Internal Timing Microparameters (Part 2 of 2)
Table 4–58. DSP Block Internal Timing Microparameters (Part 1 of 2)
Symbol
Symbol
This column refers to –3 speed grades for EP2SGX30, EP2SGX60, and EP2SGX90 devices.
This column refers to –3 speed grades for EP2SGX130 devices.
Row input pin to IOE
combinational output
Column input pin to
IOE combinational
output
Row IOE data input to
combinational output
pin
Column IOE data input
to combinational output
pin
Minimum clear pulse
width
Minimum preset pulse
width
Minimum clock low
time
Minimum clock high
time
Input, pipeline, and
output register setup
time before clock
Input, pipeline, and
output register hold
time after clock
Input, pipeline, and
output register
clock-to-output
delay
Parameter
Parameter
Min
180
1101
Grade
-3 Speed
50
Min
410
428
991
200
200
600
600
0
Grade
-3 Speed
(1)
Max
Max
2026
1854
(1)
0
760
787
Min
189
52
1101
Grade
Min
-3 Speed
0
410
428
991
210
210
630
630
Grade
-3 Speed
(2)
Max
Max
2127
1946
(2)
0
798
825
Min
1101
200
Min
55
410
428
991
223
223
669
669
-4 Speed
0
-4 Speed
Grade
Grade
Max
2261
2069
Max
848
878
0
1101
Altera Corporation
Min
Min
241
410
428
991
268
268
804
804
67
-5 Speed
-5 Speed
0
Grade
Grade
1018
1054
2439
2246
Max
Max
June 2009
0
Unit
Unit
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps

Related parts for EP2SGX130GF1508I4N