EP2SGX130GF1508I4N Altera, EP2SGX130GF1508I4N Datasheet - Page 303

IC STRATIX II GX 130K 1508-FBGA

EP2SGX130GF1508I4N

Manufacturer Part Number
EP2SGX130GF1508I4N
Description
IC STRATIX II GX 130K 1508-FBGA
Manufacturer
Altera
Series
Stratix® II GXr
Datasheet

Specifications of EP2SGX130GF1508I4N

Number Of Logic Elements/cells
132540
Number Of Labs/clbs
6627
Total Ram Bits
6747840
Number Of I /o
734
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
1508-FBGA
Family Name
Stratix II GX
Number Of Logic Blocks/elements
132540
# I/os (max)
734
Frequency (max)
732.1MHz
Process Technology
SRAM
Operating Supply Voltage (typ)
1.2V
Logic Cells
132540
Ram Bits
6747840
Operating Supply Voltage (min)
1.15V
Operating Supply Voltage (max)
1.25V
Operating Temp Range
-40C to 100C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
1508
Package Type
FC-FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Compliant
Other names
544-2175

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP2SGX130GF1508I4N
Manufacturer:
Sunon
Quantity:
1 000
Part Number:
EP2SGX130GF1508I4N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2SGX130GF1508I4N
Manufacturer:
ALTERA
0
Part Number:
EP2SGX130GF1508I4N
Manufacturer:
ALTERA
Quantity:
80
Part Number:
EP2SGX130GF1508I4N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
(1)
Number of DQS Delay Buffer Stages
Table 4–114. DQS Phase-Shift Error Specifications for DLL-Delayed Clock (t
Delay stages used for request DQS phase shift are reported in a project’s Compilation Report in the Quartus II
software. For example, phase-shift error on two delay stages under -3 conditions is 50 ps peak-to-peak or 25 ps.
1
2
3
4
(1)
(2)
Number of DQS Delay Buffer Stages
Table 4–112. DLL Frequency Range Specifications (Part 2 of 2)
Table 4–113. DQS Jitter Specifications for DLL-Delayed Clock (t
Note (1)
Frequency Mode
Peak-to-peak period jitter on the phase-shifted DQS clock. For example, jitter on
two delay stages under commercial conditions is 200 ps peak-to-peak or 100 ps.
Delay stages used for requested DQS phase shift are reported in a project’s
Compilation Report in the Quartus II software.
(1)
3
–3 Speed Grade (ps) –4 Speed Grade (ps) –5 Speed Grade (ps)
(2)
1
2
3
4
100
25
50
75
240 to 350 (–4 and –5 speed grade)
240 to 400 (–3 speed grade)
Frequency Range (MHz)
Commercial (ps)
120
30
60
90
110
130
160
80
DQS
_
PSERR
)
Industrial (ps)
Resolution
(Degrees)
DQS
105
140
110
130
180
210
35
70
36
36
_
JITTER
)

Related parts for EP2SGX130GF1508I4N